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ABSTRACT 
T h i s  report  covers a l l  breadboard t e s t ing  performed through October 1970 
under JPL Contract No. 952536. T h i s  contract  per ta ins  t o  the design and 
development o f  the e l ec t r i ca l  system and the power conditioning equipment 
f o r  the TOPS (Thermoelectric Outer Planet Spacecraft) program. 
reporting period a number of breadboard c i rcui ts  were b u i l t  and tes ted 
including quad redundant switching devices. quad redundant s h u n t  regulators ,  
high voltage conversion for TWT's, and DC t o  DC converters. 
During this  
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SECTION 1. INTRODUCTION AND SUMMARY 
T h i s  report  covers the tes t  planning, conduction, results, and recommendations 
ar is ing from analysis of the test data. 
The e f f o r t  of this contract  is directed a t  des igning  and developing the PCE 
(Power Conditioning Equipment) f o r  the TOPS concept. The function of t h i s  
equipment is  t o  receive power from RTG (Radioisotope Thermoelectric Generator) 
power sources and t o  condition, d i s t r ibu te  and control this power for the 
spacecraft loads. 
will operate f o r  an estimated 12 year period. Unique design charac te r i s t ics  
required f o r  the power conditioning equipment r e s u l t  from the long mission time 
and the need fo r  autonomous on-board operations due t o  large communications 
distances and the associated time delays of ground in i t i a t ed  actions.  
The TOPS mission, aimed a t  a tour of the outer planets,  
The TOPS program was spec i f ica l ly  in i t i a t ed  as a means for evaluating the 
s ta tus  of various subsystem technologies fo r  extended outer planet missions. 
This par t icular  power conditioning equipment contract  i s  being conducted 
w i t h i n  this context. Near term objectives a re  t o  develop subsystem concepts, 
conduct t rade s tudies  and ident i fy  and proceed w i t h  necessary technology 
developments. 
dis t r ibuted power, the need f o r  ba t t e r i e s ,  and the selection of bus configura- 
tions which yield a h i g h  probabili ty o f  mission success. 
developments pertain pr incipal ly  t o  techniques f o r  increasing the l i f e  of 
power equipment and devices. These include examinations of such items as 
c i r c u i t  redundancy and the possible rep1 acement of 1 i f e  1 i m i  ted mechanical 
relays by so l id  s t a t e  switching devices. 
Specific trade s tudies  are concerned w i t h  the use of AC or DC 
Technology 
1-1 
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Long-term goals will be aimed a t  designing, b u i l d i n g  and tes t ing  power 
conditioning equipment against  detai led design requirements resulting from 
the near-term studies  and integrat ion w i t h  the overall  TOPS concept. 
The spec i f ic  a c t i v i t y  covered by this report  is the tes t ing  of the bread- 
board e lec t ronic  Power Conditioning Equipment developed t o  meet the TOPS 
concept. The f ol 1 owi ng ci rcui ts were fabricated tes ted and del i vered t o  
the J e t  Propulsion Laboratory: 
S h u n t  Regulator Breadboard JPL Drawing 10035388 
Sol i d  S ta te  Switch Breadboard JPL Drawing 10035390 
Relay Switch Breadboard JPL Drawing 10035389 
Gyro Inverter  Breadboard JPL Drawing 10035384 
Wheel Inverter Breadboard JPL Drawing 10035383 
Power Source and Logic Breadboard JPL Drawing 10035392 
TWT Converter Breadboard JPL Drawing 10035391 
Tracking Receiver Converter Breadboard JPL Drawing 10035385 
Science Data Subsystem Converter Breadboard JPL Drawing 10035386 
DC Magnetometer Converter Breadboard JPL Drawing 10035387 
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SECTION 2. STUDY APPROACH 
Original goals i n  the TOPS-PCE program were t o  es tabl ish component requirements 
early i n  the contract  period w i t h  the objective of d e s i g n i n g ,  fabr icat ing and 
tes t ing three engineering model s e t s  of the PCE fo r  delivery t o  JPL by 
July 1970. As the r e su l t  of reevaluation and extension of the overall 
TOPS program schedule, the original goals have been modified as follows. 
Greater emphasis is  t o  be placed on power system requirements and def in i t ion ,  
w i t h  par t icu lar  a t tent ion given t o  the interplay and interdependence w i t h  
other TOPS subsystems. 
s e t  of PCE was fabricated,  tested and delivered i n  July 1970. 
In accordance w i t h  this revised plan, one breadboard 
A Work Plan ref lect ing this change i n  emphasis i s  shown on Figure 2-1. 
The a c t i v i t i e s  have been divided in to  f ive  categories re la t ing  to: ( I )  Power 
System Requirements; ( 2 )  Power System Design; ( 3 )  Trade Studies: (4)  Technology 
Development; and (5) Program Management. A detailed description of tasks w i t h i n  
each category i s  provided i n  Table 2-1. 
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. COMPONENT IDENTrFY REQUIRED DESIGN & DEV EL0 PMENTS + DEVELOP - TEST BREADBOARDS 
1 .Q POWER SYSTEM 
REQUIREMENTS 
SUBSYSTEM 
TEST 
2.0 POWER SYSTEM 
DESIGN 
3.0 TRADE STUDIES 
4.0 TECHNOLOGY 
DEVELOPMENT 
i 
INTERFACE 
LOAD 
PROF I LE 
ENVIRONMENTS ; 
SUBSYSTEM 
COMPONENT 
SPECS 
1 1 
4 DO DESIGN CUM E TAT I ON MFINAL REPORT I 
DELLVER 
BREADBOARDS 
I I 
SWITCHING C TRCU ITRY 
SHUNT REGULATOR 
TWT REGULATOR 
2-PHASE INVERTER (GYROS 
1-PHASE INVERTER & T / R ' S  
& MOMENTUM WHEELS] 
( I F  AC DISTR. USED) 
CONVERTERS ( IF  DC DISTR. 
USED) 
TELEMETRY CONDITIONING 
CIRCUITS 
5.0 PROGRAM MANAGEMENT - CONTINUING LEVEL OF EFFORT 
FIGURE 2-1 WORK FLOW DIAGRAM 
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TABLE 2-1 - TASK DESCRIPTIONS 
SCOPE NO. TASK 
1 .O Subsystem Requirements 
2.0 Subsystem Design 
System Description 
Establish load profiles,  mission constraints, technical interfaces, 
envi ronments , etc.  through 1 i a i  son w i t h  JPL. 
Develop design of the subsystem through definition of the following: 
Electrical Conf igura t ion  - Block diagrams , types of power , power level 
limitations , transient behavior 
Physical Configuration - Size, volume , weight, thermal characterist ics ,Incat¶on 
Interfaces - computer, telemetry, command, a t t i tude control, e tc .  
Operational Procedures Test, ground checkout , f l igh t  operations 
Load Management Power margi n analysis 
Re1 i abi 1 i ty Design status evaluation , where and how redundancy should be appl ied. 
3.0 Trade Studies Evaluation of principal design alternatives 
Distribution Studies Select the best distribution method from the p o i n t  of view of efficiency, 
f l ex ib i l i t y ,  experience, re l iab i l i ty  and any other pertinent factors.  
Energy Storage Study Synthesize two power systems w i t h  and w i t h o u t  batteries.  
systems on the basis of weight and re l iab i l i ty .  
as to  preferred TOPS-PCE approach. 
Bus Configuration Evaluate several practical bus configurations from the p o i n t  of view of t o l -  
Study erance t o  source and/or load failures and the degree t o  which service can 
be restored. 
Compare these 
Provide recommendations 
S h u n t  Regul a t i  on 
Study 
Evaluate s h u n t  regulation concepts from p o i n t  of view of RTG protection, 
re1 i abi 1 i t y  , thermal 1 oad and el ectr i  cal performance characteri s t i  cs . 
4.0 Techno1 ogy Development Identify required development items and proceed w i t h  design & breadboard 
development. 
Power Distribution Assembly 
S h u n t  Regulator Assembly 
TWT Converter 
Two Phase Inverter 
Assemb 1 y 
AC Power Conditioners 
DC Power Condi t i  oners 
Power Source & Logic 
Assemb 1 y 
Subsystem tes t s  Combine development components i n t o  a subsystem configuration & perform t e s t s .  
^ ~ ~ ~ I I I I I x ~  - 1-_ I; -1. _ - - ~ -  -I_^___ -I_ xI 111- I ~ -I I - I__ _II__xx 
Advanced Circuit 
Development 
Development of new and unique circui t  concepts. 
5.0 Program Management Manage manpower resources , finances , schedules. 
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SECTION 3 .  PROGRAM STATUS 
Previous reports dea l t  w i t h  the s ta tus  of Task 1.0,  Task 2 .0 ,  and Task 3.0 .  
T h i s  report covers Task 4.0 only, Technology Development. As a resu l t  of 
t h i s  task components were ident i f ied  and t h e i r  requirements established; 
c i r cu i t ry  was developed, designed, and appropriate breadboards fabricated;  
and component t e s t s  and an integrated subsystem t e s t  were conducted. The 
breadboards were delivered a t  the conclusion of the tes t ing.  The principal 
remaining ac t iv i ty  i s  t o  document the a c t i v i t i e s  t o  date in an Interim 
Report. 
F u l l  de t a i l s  of component and subsystem tes t ing  are included i n  the appendices. 
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SECTION 4. CONCLUSIONS 
The early phases of this program have been mostly concerned w i t h  developing 
circui ts  and devices t o  meet the extended l i f e  requirement of the TOPS mission. 
As a resul t  of functional tes t s  on these individual breadboard circui ts  
and an integrated subsystem electrical  performance t e s t ,  the following 
conclusions or recommendations are noted. 
S h u n t  Regulator 
The total  effective bus capacitance m u s t  be a minimum of one thousand 
m i  rcofarads , ei ther  concentrated a t  the s h u n t  regulator or d i s t r i b u t e d  and 
controlled a t  user loads. If located a t  the loads, this capacitance must 
be on the unswitched, or b u s ,  side t o  reduce rapid current changes. T h i s  
Val ue of capacitance i s necessary t o  meet the speci f i ed dynami c impedance 
and t o  provide good transient response t o  step loads. 
DC t o  DC Converters 
The efficiency noted i n  converter testing could be improved by changing t o  
a more optimum core material, by development of h o t  carr ier  diodes i n  a 
package amenable 
o u t p u t  voltages t o  user load requirements. 
can be incorporated a t  the next design phase w i t h o u t  significant risk. 
to  reliable mounting, and by a closer match of rectified 
These are design detai ls  that  
Power Source and Logic 
The principal function of the Low Voltage C u t  Off circuitry w i t h  
Source and Logic Assembly is t o  provide a functionally redundant 
autonomous method of removing one class of non-critical loads i n  
n the Power 
simple, and 
the event that  
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the normal CCS function was for some reason incapable of removing one of 
these loads a f t e r  the load had faulted. In order t o  prevent inadvertent 
loss of these non-critical loads should the Low Voltage C u t  Off f a i l ,  i t  i s  
recommended tha t  the power system be implemented w i t h  a by-pass relay whose 
contacts 
whose set  coil i s  operated by the F l i g h t  Command System. 
pemi t del i berate override of the undervol tage tr ip by ground command , 
without introducing significant on-board complexity. 
are i n  parallel w i t h  the undervoltage trip relay contacts, and 
This would 
TWT Converter 
The TMT Converter fa i led t o  meet the design goal efficiency. 
improvement i n  efficiency could be realized by reducing the transformer 
core s i te ,  by providing voltage taps t o  reduce the series regulator range, 
by rectifying and f i l t e r ing  each ser ies  section of the h i g h  voltage windings 
t o  reduce transient currents, and by feedback regulation of one rect i f ied 
section only. 
associated w i t h  the res is tor  divider network, b u t  would resul t  i n  poorer 
regulation performance. The combined effect  of these changes should raise  
the efficiency from 87 per cent to  93 per cent. 
Some 
Regulating on one section only would remove the losses 
Electrical Power Subsystem 
The transient inrush current t o  the TWT converter a t  time delay time out 
is  completely unacceptable, since this transient persists for  up to  f i f t y  
milliseconds. 
effect ,  or  redesign of the f i l t e r s  of the h i g h  voltage rect i f ied outputs i s  
necessary t o  make this converter compatible w i t h  the current limited bus.  
Redesign of the c i rcu i t  connection t o  reduce this transient 
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The s t a r t i n g  circuits used i n  DC t o  DC Converters a re  not  capable of s e l f  
s t a r t i n g  i f  the bus i s  allowed t o  r i s e  from zero vol t s  w i t h  the Radio- 
isotope Thermoel e c t r i  c Generator as the source. The recomnendati on is t h a t  
a l l  loads have an in- l ine  switch capabi l i ty .  
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SECTION _1 5. NEW TECHNOLOGY 
No items of new technology have been ident i f ied d u r i n g  the period covered 
by this report .  
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APPENDIX A.  SHUNT REGULATOR 
1.0 SCOPE 
This engineering breadboard t e s t  demonstrated t h a t  a l inear,  dissipative, quad 
redundant, shunt regulator could maintain a constant voltage bus with a load vari- 
a t ion of 270 watts. 
cuitry i s  described briefly,  tests are outlined, and t abu la r  and graphical t e s t  
results are reproduced. 
shown on Figure A - 1 ,  and the electrical  schematic,JPL Drawing 10035388, is shown 
on Figure A-2. 
In addition t o  t e s t  resul ts ,  theory of operation of the c i r -  
An elementary block diagram of the basic circuitry i s  
2.0 PURPOSE 
The purpose of breadboard testing was t o  demonstrate t h a t  the shunt regulator 
could meet i t s  functional performance requirement of maintaining constant voltage. 
The impedance characteristic of a bus regulated i n  th is  manner was determined for 
step, ramp, and sinusoidal loads, and voltage regulation was measured for a 270 
watt  load change and a t  ambient extremes from -20" t o  80°C. 
3.0 MECHANICAL CONFIGURATION 
The shunt regulator circuitry was mounted in a package consisting of two Bud 
Company Mode 1 AC-420 aluminum chassis hinged together w i t h  one c i rcui t  board 
of  the shunt regulator electronics, and w i t h  provision for installation and wiring 
of five additional ci rcui t boards of other Power Condi ti oni ng Equipment electroni cs . 
s tors ,  dissipative re- 
t o  the two chassis. 
The shunt regulator heat sinks, emitter res 
s is tors  , and external electrical  connectors 
4.0 DESCRIPTION OF OPERATION 
s tors ,  trans 
were mounted 
The S h u n t  Regulator i s  designed t o  cause essentially constant current t o  be drawn 
from the Radioisotope Thermoelectric Generator so as t o  maintain constant tempera- 
A- 1 
MAIN BUS 
1 
- - DRIVER 
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ture and provide maximum Pel t i e r  cooling w i t h o u t  decreasing the instantaneously 
available power. 
bient and load changes; essentially ripple-free; providing a low dynamic impedance 
t o  transients or pulsing load currents. The shunt regulator requires constant 
voltage and then dissipates the current difference between the power source cur- 
rent capability a t  t h a t  voltage and the load requirement. The maximum s h u n t  reg- 
ulator power required from the RTG i s  maximum input voltage and maximum load cur- 
rent simultaneously, regardless of the actual load current. 
I t  maintains a DC o u t p u t  voltage constant against i n p u t ,  am- 
The S h u n t  Regulator draws from zero t o  nine amperes as the load i s  varied from 
twelve t o  three amperes, and maintains the bus voltage a t  30 volts DC plus or 
minus one percent. 
tions, each w i t h  i t s  own reference voltage, sensing network, error amplifier, and 
power transistor stage. For current t o  flow, a t  least  two of these sections must 
be i n  the conduction s t a t e ,  and two parallel paths o f  possible current flow exist .  
Consequently, the regulator can sustain the loss o f  any one piece part ,  e i ther  
open o r  short ,  without affecting the i n p u t  or o u t p u t  conditions. 
The S h u n t  Regulator i s  designed w i t h  four independent sec- 
5.0 BENCH TEST EQUIPMENT 
The Radioisotope Thermoelectric Generator was simulated by two thirty-vol t Soren- 
son power supplies , Model MA 28-30, connected in series , w i t h  an in-line o u t p u t  
resistor o f  2.5 ohms t o  provide the desired volt-ampere characteristic shown on 
Figure K-9. 
voltmeters, model 3460B; and currents were measured w i t h  a Weston Portable Stan- 
dard Ammeter, Model 931, with a five milliohm shunt. Transient voltages were 
observed on a Tektronix Oscilloscope, Model 545B; with a 1Al and a 1A5 preampli- 
f i e r ;  and the same instrument was used w i t h  a current probe t o  measure and record 
transient currents. 
Steady s ta te  voltages were monitored w i t h  Hewlett-Packard digital  
A McIntosch Amplifier, Model ME60, was used in conjunction 
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w i t h  an i s o l a t i o n  t ransformer  and a s inuso ida l  o s c i l l a t o r  t o  provide a dynamic 
1 oad v a r i a t i o n .  
6.0 TEST PROCEDURE 
The vo l t age  r e g u l a t i o n  of the Shunt Regulator  was measured by varying the shunted 
current from ze ro  t o  270 w a t t s ,  under s t e a d y - s t a t e  ambient cond i t ions  of  -20", 0", 
+25", 40", and 80" Cent igrade.  The ou tpu t  impedance a s  a func t ion  o f  frequency 
and s h u n t  r e g u l a t o r  current was t e s t e d ,  using two d i f f e r e n t  ou tpu t  f i l t e r  capaci-  
t o r  connect ions.  The l abora to ry  conf igu ra t ion  for this - tes t  i s  shown on Figure 
A-3. 
A t r a n s i e n t  response test  was conducted a t  var ious  r a t e s  o f  current change using 
a lead  ramper. The test setup i s  shown on Figure A-4. 
The standby power d r a i n  o f  the r e g u l a t o r  when no current was shunted was determined. 
Following this bus overload cond i t ion ,  the load was removed suddenly,  and the re- 
covery time of  the s h u n t  r e g u l a t o r  was measured. 
Se lec t ed  c r i t i ca l  piece p a r t s  w i t h i n  the Shunt Regulator  were f a i l e d  both open 
and s h o r t ,  and the i n p u t  and output  condi t ions  were monitored f o r  changes a s  a 
result of  these failures. 
7.0 TEST RESULTS 
7.1 Voltage Regulation 
The regu la t ion  test  d a t a  i s  pre ent d graphi  
form on Table A-1. A wors t  case  bus vol tage  
l l y  on Figure A-5 and i n  t a b u l a r  
change of  182 m i l l i v o l t s  was ob- 
served  under the extreme type approval temperature  cond i t ions .  
the s p e c i f i e d  r egu la t ion  o f  30 v o l t s  - + 1%. 
This i s  w i t h i n  
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TABLE A-1 
TOPS SHUNT REGULATOR PERFORMANCE 
"BUS - VOLTS 
1 .o 
2.0 
3.0 
4.0 
5.0 
6.0 
7.0 
8.0 
9.0 
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7.2 O u t p u t  Impedance 
The output  impedance was measured a s  a func t ion  o f  frequency and shun t  r e g u l a t o r  
current v a r i a t i o n  of 3, 6 and 9 amperes, using a 21Ok(f c a p a c i t o r  and a l s o  a 
1 0 0 0 ~ ( f  c a p a c i t o r  f i l t e r i n g  i n  two s e p a r a t e  tests. T e s t  d a t a  a r e  presented  on 
Table A-2 and A-3, and curves a r e  shown i n  Figures A-6 through A-11. 
mum impedance measured was 200 mill iohms w i t h  a 210,pf c a p a c i t o r ,  70 milliohms 
w i t h  a 1000 1,tf c a p a c i t o r ,  and the maximum impedance occurred a t  about  6 t o  9 
K i  1 o h e r t z  , depending on the 1 oad current. 
The maxi- 
7 .3  Trans i en t  Response 
The response of the breadboard Shunt Regulator  t o  a step load  change of  current 
a t  a r a t e  o f  approximately one m i l l i o n  amperes p e r  second was determined, and 
tes t  results are presented  g r a p h i c a l l y  on Figure A-12 and Figure A-13 f o r  step 
loading and step unloading r e s p e c t i v e l y ,  and both f i l t e r  c a p a c i t o r  condi t ions  a r e  
considered.  Typical o s c i l l o s c o p e  waveforms a r e  shown on Figure A-14. 
A t r a n s i e n t  response tes t  was conducted a t  var ious  r a t e s  o f  current change by 
u t i l i z i n g  a ramper for the load.  The d i s tu rbance  amplitude f o r  a cons t an t  rate 
of  change of current of  f o r t y  thousand amperes pe r  second loading and unloading 
was measured and recorded on Table A-5, and presented  g r a p h i c a l l y  on Figure A-15 
and Figure A-16. 
A t h i r d  t r a n s i e n t  response test  was conducted w i t h  v a r i a b l e  ramps. 
change o f  current t h a t  gave approximately 300 m i  1 l i v o l  ts d i s tu rbance  was d e t e r -  
mined, and test  results a r e  recorded on Table A-5 and shown g r a p h i c a l l y  on Figure 
A-17 and Figure A-18. 
That r a t e  o f  
Typical o s c i l l o s c o p e  waveforms a r e  shown on Figure A-19. 
The shunt r e g u l a t o r  was t e s t e d  under f a u l t  load cond i t ions .  
a s imulated RTG shown i n  Figure A-20. The s h u n t  r e g u l a t o r  was operated a t  a 
The source  used is  
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TABLE A-2  
OUTPUT IMPEDANCE W I T H  LOW CAPACITANCE 
Capacitance = 218 m i  crofarads 
Freq. -- Hr 
40 
1 00 
500 
1000 
2000 
5000 
6500 
7500 
10,000 
20,000 
50,000 
eo-mv . 
2.4 
5.0 
25.0 
44.0 
95.0 
320.0 
430 .O 
340.0 
160.0 
50.0 
3 
e -mv. 
S 
13.0 
14.0 
14.0 
13.0 
13.0 
12.5 
12.5 
12.5 
8.5 
9.5 
Z0- 
.0009 
.0018 
.O089 
.0169 
.0360 
.1280 
.1720 
.I360 
.0940 
.0210 
eo-mv . 
1.8 
3.6 
17.0 
34.0 
72.0 
240.0 
340.0 
280;O 
140.0 
44.0 
6 
e -mv. 
S 
1.9 
9.5 
9.5 
9.5 
9.5 
9.5 
9.5 
9 .o 
8.5 
9.5 
Z0- --__ - 
.00102 
.00189 
.00895 
.01790 
.03790 
.12600 
.17900 
.I5500 
.of3240 
.02390 
eo-mv. 
1.2 
2.0 
10.0 
20.0 
44.0 
155.0 
220.0 
199.0 
99.0 - 
42.0 
9 
e -mv. 
5.2 
5.2 
5.2 
5.4 
5.4 
5.5 
S 
5.4 
5.2 
4.8 
7.8 
zo- 
.0011 
. 001 9 
.0096 
,0180 
.04a0 
.1410 
.2035 
,1825 
4 
.093Q 2 
cn 
.0270 , 5 
-U 
v) 
1 cn 
ul 
0 
FWq. -HZ 
P 
.-I 
N 
40 
100 
500 
1000 
2000 
5000 
6000 
7000 
8300 
10,000 
20,000 
50,000 
TABLE A-3 
OUTPUT IMPEDANCE WITH HIGH CAPACITANCE 
Capacitance = IO00 m i  cmfarads 
~ ~- 
e,-mv . 
4 
8 
34 
76 
160 
320 
390 
340 
270 
120 
3 
e, -mv . 
32 
34 
31 
31 
30 
28 
32 
30 
32 
26 
zO- 
.0006 
.0012 
.0055 
.0122 
.0267 
.0570 
.0610 
.0567 
' .0422 
.0231 
eo-mv. 
3 
6 
28 
52 
112 
235 
250: 
225 
155 
72 
6 
e, -my. 
24 
26 
25 
22 
22 
21 
20 
19 
18 
16 
20- 
.o006 
' .0014 
.0056 
.0118 
.0255 
.0560 
.0625 
. O B 2  
.0430 
.(I250 
eo-mv. 
1.5 
3.0 
14 .O 
-..- 
21 .0 
42.0 
35 .o 
43 .o 
40.0 - 
26 .o 
13.0 
9 
es-mv. 
12.0 
13.0 
13.0 
9; 0 
8.8 
3.0 
3.0 
3.0 
3.0 
3.0 
.O006 . 
.0012 
.0054 
.0116 
.0238 
.0583 
.0716 
.0668 
.0434 
.0216 
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AMPS 
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LOAD 
CHANGE VOLTAGE 
AMPS VOLTS 
AMPLITUDE F I N A L  
TI 
v) 
I cn cn 
0 
3 30.0 90 .40 .23 80 100 
6 180 1 .oo .48 110 120 
9 270 1.90 .77 160 140 
3 90 .38 .25 70 100 
6 1 80 ,975 .50 120 125 
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TABLE A-4 
STEP LOAD TRANSIENT RESPONSE 
LOAD 
POWER 
CHANGE 
WATTS 
DISTURBANCE AMPLITUDE RECOVERY T IME 
VOLTS MICROSECONDS 
c=21 OVf c=?.ooopf C=21OPf c= 1000 Mf 
I S T E P  L O A D I N G  
3 - 6  
3 - 9  
3 1 12 
6 - 9  
6 - 12 
30.0 90 
180 
270 
90 
1 80 
.38 
.85 
1.45 
.34 
.775 
.24 
.50 
.75 
.24 
.46 
55 
100 
500 
70 
2 60 
64 
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STEP LOADING 
c = 210 c = 1000 
3amps tg $amps 3mps t o  Samps 
HORIZ: 50 k s / c r n  HORIZ: 50 p4s/cm 
VERT: .5v /cm VERT: . 1 v /cm 
STEP UNLOADING 
c = 210Mf c = 1000Mf  
9amps t o  3mps %J?JpS tQ .3WPS. 
HORIZ: 50 HORIZ: 
VERT: 5v /cm VERT: .2v /cm 
FIGURE A-14 TRANSIENT RESPONSE TO STEP LOADS 
TABLE A-5 
RESPONSE TO RAMPED LOADS 
DISTURBANCE AMPLITUDE REGULATION D I / D T  
? 
;\3 
w 
R A M P  U N L O A D I N G  
12 - 9 
12 - 6 
12 - 3 
9 - 6  
9 - 3  
6 - 3  
30.0 90 
180 
270 
90 
180 
90 
.002 
.004 
.0012 
.oozo 
.0026 
.0032 
.0012 
.0022 
40 K 
50 K 
67 K 
72 K 
89 K 
200 K 
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RAMP LOADING 
c = 1000 flf 
3amps t o  9amps 
HDRrZ: 50 us/m 
TOP BOTTOM 
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minimum current (approximately .1 ampere), or a t  a current equal t o  the normal 
load prior t o  the application of the fault load. Fuses were used as the f a u l t  
removal device. Load faults were applied up t o  four times the fuse rating. 
Under these load demands the regulated bus voltage decreased t o  a level deter- 
mined by the fault for a time period determined by the rate of fault current t o  
fuse r a t i n g .  
fault currents up t o  16 amperes. 
rapidly increased (within 1 - 3 milliseconds) t o  the required regulated voltage 
with an overshoot less t h a n  1 volt. Typical traces are shown i n  Figure A-21. 
The regulated bus voltage dropped t o  levels as low as 14 volts for  
After the fault was removed the bus voltage 
For comparison, faults were generated with two different o u t p u t  capacitors (210 
and 1000,uf). The capacitor value did n o t  greatly affect the regulator response 
under these operational conditions. 
The majority of source faults were a t  a prescribed current of 2 ,  3 or 4 times the 
fuse rating. 
peak current was approximately 90 amperes as a result of energy stored i n  the 
shunt regulator o u t p u t  capacitor. 
5 m i  11 i seconds. 
Figure A-22 i s  a system response for a short circuit fault. The 
The system voltage returned t o  normal w i t h i n  
A comparison was made between two o u t p u t  capacitor sizes t o  observe system effects 
with a short circuit fault. 
Note t h a t  in both  cases system voltage returned in the same time period. 
Figure A-23 i s  a comparison of the two responses. 
7.4 Failure Modes 
To demonstrate the ability of the S h u n t  Regulator t o  remain in operation under 
any random, single component failure, selected components underwent simulated f a i l  - 
ures bo th  short and open. During any single component failure, the S h u n t  Regulator 
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FIGURE A-21 TRANSIENT RESPONSE TO FUSED LOADS 
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cont inued t o  ope ra t e  w i t h i n  a l l  s p e c i f i c a t i o n  requirements ,  and no change i n  i n p u t  
o r  ou tpu t  condi t ions  could be de t ec t ed .  
7.5  Standby Power 
The power d r a i n  when no current was shunted and when the bus was w i t h i n  s p e c i f i c a -  
t i o n  was measured and found t o  be less than one-’half wa t t .  
8.0 RECOMMENDATIONS 
I t  i s  recommended t h a t  the t o t a l  e f f e c t i v e  bus capac i tance  be a m i n i m u m  o f  one 
. thousand microfarads ,  either concent ra ted  a t  the s h u n t  r e g u l a t o r  o r  d i s t r i b u t e d  
and c o n t r o l l e d  a t  user loads .  This va lue  of capacitance i s  necessary  t o  meet the 
dynamic impedance and t o  provide good transient response t o  step loads .  
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APPENDIX B SOLID STATE SWITCH 
1.0 SCOPE 
T h i s  engineering breadboard test of one quad redundant switch c i r c u i t  
demonstrated t h a t  the configuration performed according t o  i ts  specifica- 
tion. In addition to  tes t  resu l t s ,  theory of operation of the c i rcu i t ry  
is  described br ie f ly ,  tests are outlined, and tabular and graphical t e s t  
resul ts  are reproduced. 
is shown on Figure 6-1, and a detailed electr ical  schematic, JPL Drawing 
10035390, on Figure B-2. 
A rudimentary block diagram of the basic c i r cu i t  
2.0 PURPOSE 
The purpose of breadboard testing was t o  establish functional performance 
character is t ics  and t o  demonstrate compliance w i t h  the specified requirements. 
3.0 MECHANICAL CONFIGURATION 
T h i s  assembly i s  mounted on one c i r cu i t  board measuring approximately 
4 inches by 15 inches, and is  mounted as one par t  of the Power Conditioning 
Equipment breadboard furnished under this contract. 
4.0 DESCRIPTION OF OPERATION 
The Solid State  Switch i s  designed t o  provide load turn-on and turn-off 
capabili ty on command from e i ther  of two signal sources. 
Solid State  Switch has an adjustable ramp control t o  limit ra te  o f  change of 
current, and an automatic cutoff fo r  a current overload. 
trip p o i n t  i s  adjustable, and i s  provided w i t h  a time delay to  prevent 
nuisance trips on load transients.  
In addition, the 
The overcurrent 
The Solid State Switch is  redundant i n  
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FIGURE B-1 SOLID STATE SWITCH BLOCK DIAGRAM 
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the make, break, and command functions; and has the ab i l i t y  t o  prevent low 
impedance loads from causing sustained f au l t  currents on the Radioisotope 
Thermoel ectrs’c Generator source. 
In summary, the configuration provides two independent turn-on c i rcu i t s  
and turn-off c i r cu i t s ,  tyo independent drive c i rcu i t s  t o  independent 
parallel ou tpu t s ,  and each parallel o u t p u t  has two ser ies  elements. A 
single fa i lure  may cause a change of s t a t e ,  b u t  cannot effect  subsequent 
performance of the switching function. 
The switch must incorporate features t o  provide the following characterist ics : 
Functional - The switch must be capable o f  opening and closing the 
c i r cu i t  t o  a power load on command. 
- + . 3  volts bus and should be capable of functioning as well as s u r v i v i n g  a t  low 
bus voltages. 
The switch shall  operate from the 30.0 
Protective - The switch shall incorporate automatic resettable overcurrent 
turnoff. A suff ic ient  delay must be included t o  prevent response t o  transients.  
Command - The command shall  be a -4.5 - t 1  volt  pulse of 30 t o  50 milliseconds. 
The “ N O  Command“ s t a t e  of the command Sine will be 0 t o  6 volts DC. The switch 
shall receive both an ON and an OFF command from two independent sources. 
Redundancy - No single pfece part  fa i lure  shall prevent subsequent t u r n  on 
and turn off of the switch. 
B -4 
lJ86-TOPS-650 
5.0 BENCH TEST EQUIPMENT 
The solid s ta te  switch breadboard was operated from a Sorenson Power Supply, 
Model MA28-30. Input and o u t p u t  voltage was measured with a John Fluke Differential 
Voltmeter, Model 8018; i n p u t  current w i t h  a Sensitive Research University 
Model portable standard; and transient voltages and currents w i t h  a Tektronix 
Oscilloscope, Model 545B w i t h  a Hewlett Packard Model 456A current probe. 
6.0 TEST PROCEDURE 
6.1 DC Overcurrent Detector 
The operational amplifier circuit  w i t h  sense resistor, as shown on Figure B-3, 
was subjected t o  temperatures of -20°C t o  100°C for various trip levels 
determined by the selected resistors. The DC current was increased slowly by 
until the operational amplifier 
was recorded. The procedure was 
ngs and a t  bus voltages from 29.7 t o  
decreasing the variable load resistance 
o u t p u t  rose. The current a t  t h a t  point 
repeated a t  different t r i p  current s e t t  
30.3 VDC. 
6.2 Solid State Switch Voltage Drop 
The solid s ta te  switch was subjected t o  low and h i g h  temperatures and the 
voltage drop across the top  and bottom segments was measured a t  several load 
currents. The t e s t  setup i s  shown in Figure B-4. 
6.3 Solid State Switch On/Off Ramp Tests 
Photographs were taken of the solid s ta te  switch o u t p u t  on and off characteristics 
a t  room temperature. The tes t  setup is  given in Figure B-5. 
B-5 
1J86-TOPS-650 
%+ *' - r---[.- AMMETER 
1 
/ 
P 
> 
FIGURE B-3 SOLID STATE SNITCH DC TRIP POINT TEST CONFIGURATION 
0-6 
1 3 8 6 - T O P S - 6 5 0  
' 
I- 
I 
POWER I 
Y w. 
- - 1  
i 
-, - - - -.e - - 
TEMPERATURE CHAMBER 
i 
3 
+-, SWITCH 
SWITCH 
I 
A&, BOTTOM 1 '
I 
w 
A - 
I 
I 
I 
i 
; SUPPLY 
L.,-_- 
UPPER 
DROP 
FIGURE B-4 S O L I D  STATE SWITCH VOLTAGE DROP TEST CONFIGURATION 
8-7 
W 
I 
00 
+30 I- 
POWER 
SUPPLY J- 
FIGURE B-5 
1 
COMMAND 
GENE RATOR 
SOLID STATE SWITCH 1 
VARIABLE 
LOAD 
INPUT A 
INPUT B 
C RO 
SOLID STATE SWITCH RAMP TEST CONFIGURATION 
1J86-TOPS-650 
6.4 Time t o  Turn Off Tests 
Photographs of osci 11 oscope tracings of the turnoff due t o  overcurrent were 
taken on the Sol id  State Switch a t  room temperature and w i t h  a 30 v o l t  bus.  
The t e s t  s e t  up is  given i n  Figure 8-6. 
6.5 Functional Performance 
The s o l i d  s ta te  switch was tested t o  determine performance characterist ics 
such as: 
Minimum Command Width Required 
Maximum Command Width Rejected 
Minimum Command vol tage  Requi red 
Time t o  Turn  Off Overcurrent 
These character is t ics  were tested a t  -2O"C, room, and 100°C; and a t  20 volts 
and a t  a normal bus voltage of 30 volts,  The t e s t  configuration i s  shown on 
Figure @-7. 
oscilloscope triggered on the overcurrent pulser. 
Time t o  t u r n  o f f  was estimated from the trace length on an 
7.0 RESULTS OF TESTS 
7.1 DC Currant Detector 
The trip point variations for  f ive  sett ings are plotted against temperature i n  
Figure B-8. The percentages are the difference bet\ireen the -20°C and the 
80°C (or 100°C) reading divided by the room temperature reading times 100. A 
tabulation of these percentages i s  given i n  Table B-1.  Since the sense 
resis tor  (current sensing element) remained the same and the se lec t  by 
t e s t  res is tors  were changed only t o  obtain the different  se t t ings ,  the 
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rill 
S e t  Point 
Room 
21 7 
268 
501 
658 
822 
\ \  
TABLE B-1 
I 7 
__I_ 
I 
v 
-20°C -20°C ! -2O"C, 31.5 VDC 
t o  80°C I t o  lOO0C 1 to 1 - O O C ,  28.5 VDC 
7.8 12.9 24.9 
4.85 7.8 1 18.6 
14.4 2.4 3.2 
3.3 4.9 14.7 
2.3 3.9 14.3 
I 
I 
-. 
CURRENT DETECTOR SET POINT STABILITY 
di f fe rence  i n  vol tage a t  the operational ampl i f ie r  from zero current t o  trip 
level i s  much less for low current s e t t i n g s .  Changes i n  such operat ional  
amp1 i f ie r  c h a r a c t e r i s t i c s  as offset and resistor d iv ide r  va r i a t ions  have 
a much l a r g e r  effect a t  low current s e t t i n g s .  
effect of bus vol tage on the trip poin t .  
Figure B-9 presents  t h e  typ ica l  
7.2 Sol id  S t a t e  Switch Voltage Drop 
Figure B-10 summarizes the vol tage drop test results, 
e f f ec t ive ly  two switches i n  paral le l ,  the d r ive  t o  each was broken t o  
simulate a fa i lure  and the higher  r e s u l t i n g  vol tage drop is shown i n  Figure 
B-10 a s  "worst s i n g l e  series switch". 
aga ins t  temperature for one ampere o f  load current. 
i s  the  vol tage just af ter  load turn on,  and after having been off long enough 
for the t r a n s i s t o r s  t o  be a t  ambient temperature. 
Since the re  are 
Figure B-11 shows the vol tage drop 
The i n i t i a l  reading 
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7 . 3  Solid State  Switch Ramp Tests 
The photos of the oscil l iscope trace f o r  turnon and turnoff are presented 
i n  Figure B-12. 
and f a l l  i s  dependent upon the load. 
the ramp i s  essent ia l ly  a current ramp so the voltage r i s e  
7.4 Solid State  Switch Time t o  Turnoff Tests 
Specific t e s t s  t o  photograph the switch reaction to  overcurrent were 
performed. 
due t o  s tep overcurrent. 
Figure B-13 shows reproductions of photographs of the turnoff 
The trip p o i n t  was approximately one ampere; 
7.5 Functional Performance 
In general the switch performed w i t h i n  specification over the -20°C t o  
100°C temperature range and w i t h  a bus voltage from 20 to  30 v o l t s  DC. 
The resul ts  of the command evaluation t e s t s  fo r  the Solid State Switch are 
given i n  FIgure B-14 and Figure B-15. Generally-the change i n  pulse w i d t h  
required t o  go from no operation t o  100% operation was the smallest change 
possible i n  se t t ing  the t e s t  equipment. 
say 50% operation could n o t  be obtained. 
which would be "ignored" by any i n p u t  corresponds to  the shortest  command 
which  would cause operation a t  the most sensit ive i n p u t .  The "off" command 
requires longer pulse w i d t h  because the ramping capacitor must be almost 
completely discharged t o  assure turnoff particularly a t  l i g h t  load. T h i s  
was aggravated by elevated temperature. 
highest command variations w i t h  temperature. 
A pulse w i d t h  which resulted i n ,  
Hence the longest pulse w i d t h  
Figure B-16 shows the lowest and 
Due to  the current limited character is t ic  of the Solid State Switch, i t  was 
possible to  connect a short  c i r cu i t  (a mercury switch) across the c i r cu i t  and 
t e s t  the corresponding time t o  turnoff. 
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8.0 RECOMMENDATIONS 
None. Data merely submitted. 
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APPENDIX C RELAY SWITCH 
This engineering breadboard test of one quad redundant switch c i r cu i t  
demonstrated tha t  the conf i gurati on performed according t o  i ts  
specification. 
c i rcui t ry  i s  described br ief ly ,  tests are outlined, and tabular and 
graphical t e s t  resul ts  are reproduced. A rudimentary block diagram 
o f  the basic assembly i s  shown on Figure C-1 , and a detailed electr ical  
schematic, JPL Drawing 10035389, on Figure C-2. 
In addition t o  test  resu l t s ,  theory o f  operation o f  the 
2.0 PURPOSE 
The purpose of breadboard testing was t o  establish .functional performance 
characterist ics and t o  demonstrate compliance w i t h  the specified 
requirements. 
3.0 MECHANICAL CONFIGURATION 
This assembly i s  mounted on one c i r cu i t  board measuring approximately 
4 inches by 15 inches, and is  mounted as one par t  of the Power Conditioning 
Equipment breadboard furnished under this contract. 
4.0 DESCRIPTION OF OPERATION 
The Relay Switch i s  designed t o  provide load turn-on and turn-off 
capabili ty on command from e i ther  of two signal sources. 
the Relay Switch has an automatic cutoff for a current overload. 
overcurrent trip p o i n t  i s  adjustable, and i s  provided w i t h  a time delay 
t o  prevent nuisance trips on load transients.  The Relay Switch i s  
redundant i n  the make, break, and command functions; b u t  cannot provide 
In addition, 
The 
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ramp capability. The Relay Switch i s  limited i n  f au l t  clearing 
capacity by the ab i l i t y  of the relay contacts t o  break high current. 
Two independent command inpu t s  are provided,  e i ther  comnand can s e t  
the load on or off regardless of which relay is commanded, and 
regardless of the s t a t e  of e i ther  relay. 
completely independent, and the double pole arrangement provides the 
quad c i rcu i t .  
effect  subsequent performance of the switching function. 
The two relays used are 
A single fa i lure  may cause a change of s t a t e ,  b u t  cannot 
The switch must incorporate features t o  provide the following 
characterist ics : 
Functional - The switch must be capable of opening and closing the 
c i r cu i t  t o  a power load on command. The switch shall operate from 
the 30.0 - + . 3  volts bus and shou ld  be capable of functioning as well as 
su rv iv ing  a t  low bus voltages. 
switching 50 vol ts  a.c. 
The relay switch must be capable of 
Protective - The switch s h a l l  incorporate automatic resettable over- 
current turnoff. 
t o  transients. 
A suff ic ient  delay must be included t o  prevent response 
Command - The command shall  be a -4.5 - +1 v o l t  pulse of 30 t o  50 mill i-  
seconds. The "No Command" s t a t e  of the command l ine  will be 0 t o  6 
volts DC. The switch shal l  receive both an ON and an OFF command from 
two independent sources. 
Redundancy - No single piece part  fa i lure  shall prevent subsequent turn 
on and t u r n  off of the switch. 
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The Relay Switch breadboard was operated from a Sorenson Power Supply, 
Model MA28-30. 
Fluke Differential Voltmeter, Model 801B; i n p u t  current w i t h  a 
Sensitive Research University Model portable standard; AC o u t p u t  
voltage w i t h  a Ballantime Laboratories Model 320 True RMS Voltmeter; 
frequency w i t h  a Hewlett Packard Model 5245L counter; and transient 
voltages and currents w i t h  a Tektronix Oscilloscope, Model 545B w i t h  
a Hewlett Packard Model 456A current probe. 
DC i n p u t  and o u t p u t  voltage was measured w i t h  a John 
6.0 TEST PROCEDURE 
6.1 DC Overcurrent Detector 
The operational amplifier c i r cu i t  w i t h  sense r e s i s to r ,  as shown i n  the 
t e s t  setup o f  Figure C-3,was subjected t o  temperatures of -20°C t o  
100°C for various trip levels determined by the selected resis tors .  
The D C current was increased slowly by decreasing the variable load 
resistance u n t i l  the operational amplifier o u t p u t  rose. The current 
a t  that  poin t  was recoPded. The procedure was repeated a t  different  
trip current sett ings and a t  bus voltages of 29.7 t o  30.3 VDC. 
6.2 AC T r i p  Poinh 
The AC overcurrent detector for  the relay switch was tested similar t o  
the DC current detector. The t e s t  setup i s  shown i n  Figure C-4. 
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6.3 Time t o  Turn Off Tests 
Photographs of osci 1 loscope traces of the turnoff due t o  overcurrent 
were taken on the Relay Switch a t  room temperature and with a 30 v o l t  
bus. The t e s t  se t  up i s  given i n  Figure C-5. 
6.4 Functional Pefformance 
The Relay Switch was tested t o  determine performance characteristics 
such as: 
Minimum command w i d t h  required 
maximum command width rejected 
minimum command vol tage requi red 
time t o  turnoff off overcurrent 
These parameters were tested a t  -20°C, Room, and 100°C; and a t  20 
volts and a t  a bus voltage of 30 volts. 
i n  Figure C-6. Time t o  turnoff was estimated from the trace length on 
an oscilloscope triggered on the overcurrent pulser. 
The t e s t  configuration i s  shown 
7.0 RESULTS OF TESTS 
7.1 DC Current Detector 
The t r i p  p o i n t  variations for five settings are plotted against temperature 
in Figure C-7. 
the 80°C (or 100°C) reading divided by the room temperature reading 
times 100. A tabulation of these percentages i s  given in Table C-1 .  
Since the sense resistor (current sensing element) remained the same and 
The percentages are the difference between the -20°C and 
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-20°C 
t o  80°C 
7.8 
4.85 
the se lec t  by t e s t  res i s to rs  were changed only t o  obtain the d i f f e r e n t  
set t ings,  the d i f ference i n  the voltage a t  the operational amp l i f i e r  
from zero current  t o  t r i p  leve l  i s  much less f o r  low current  set t ings.  
-20°C -2O"C, 31.5 VDC 
t o  lO@"C % t o  lOO"C,  28.5 VDC 
12.9 24.9 
7.8 18.6 
Changes i n  such operational amp1 i f i e r  character is t ics  as o f f s e t  and 
r e s i s t o r  d i v ide r  var ia t ions have a much la rger  e f f e c t  a t  low current 
set t ings.  Figure C-8 presents the t yp i ca l  a f f e c t  o f  bus voltage on 
the t r i p  po in t  . 
2.4 
3.3' 
TABLE C-1 
CURRENT DETECTOR SET POINT STABILITY 
Per Cent Variance Based on Room . 
3.2 14.4 
4.9 14.7 
Room 
set P o f r f t  
21 7 
268 
501 
658 
822 2.3 3.9 14.3 
I I 
7.2 AC T r ip  Point  
Two s e t t i n g  conf igurat ions (designated by 1 and 2 on the se lec t  by 
t e s t  (SBT) res i s to rs  i n  Figure C-4)were evaluated. Figure C-9 and 
Figure C-10 show the resu l ts .  The h a l f  wave r e c t i f i c a t i o n  f o r  configura- 
t i o n  2 i s  omitted, because the general t e s t  resu l t s  ind icated t h a t  h a l f  
wave was considerably less stable.  Since the var ia t ions were less f o r  
conf igurat ion 2, i t  was selected as the design fo r  the del ivered r e l a y  
switch. 
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7.3 Time t o  Turn  Off Tests 
The Relay Switch response t o  an AC overcurrent is  contained i n  Figure 
C-11. The current is given i n  percent of the measured t r i p  current, 
and two frequencies were tested; 400 and 1600 Hertz. 
differential pickup on the AC l ine used, ringing and several retraces 
occurred when the AC switched. The l ine remained excited through the 
return l ine,  even though the current p a t h  had been broken. 
Due t o  the 
7.4 Functional Performance 
The relay switch, w i t h o u t  the time duration problems associated with 
ramping evidenced by the Solid State Switch, exhibited.much tighter 
characteristics of pulse w i d t h  and command voltage. 
presents the mapping of the Relay Switch command i n p u t  t es t  results. 
Figure C-13 shows the lowest, highest, and second highest comnand 
var ia t ions w i t h  temperature. 
Figure C-12 
The Relay Switch Circuit does not  permit operation into a short circuit .  
The Relay Switch provides a low impedance, and the power supply "tripped" 
before the turnoff circuit  when a short circuit  was applied. 
8.0 RECOMMENDATIONS 
None. Data merely submitted. 
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APPENDIX D GYRO INVERTER 
1 .O SCOPE 
This engineering breadboard t e s t  verified functional performance o f  one 
twd phase inverter w i t h  i n p u t  voltage, operating temperature, and load 
power factor as tes t  parameters. 
operation of c i rcu i t ry  i s  described brief1.Y t e s t s  are out1 ined , and 
graphs , t e s t  resul ts  , and oscilloscope waveforms of s ignif icant  parameters 
are reproduced. A rudimentary block diagram of the basic inverter i s  shown 
on Figure D-1, and the electr ical  schematic, JPL Drawing 10035384,on 
Figure D-2. 
In addition t o  t e s t  results, theory of 
2.0 PURPOSE 
The purpose of inverter breadboard tes t ing was t o  demonstrate specification 
compliance and t o  characterize performance as a function of test variables. 
3.0 MECHANICAL CONFIGURATION 
This assembly i s  mounted on one c i r cu i t  board measuring approximately 4 
inches by 15 inches, and is  mounted as one part of the Power Conditioning 
Equipment breadboard furnished under this  contract. 
4.0 DESCRIPTION OF OPERATION 
The Gyro Inverter i s  designed t o  provide two phase, three wire, square wave 
voltage a t  25 volts AC RMS p l u s  or  minus  f ive  percent, w i t h  a ninety degree 
phase displacement. 
osc i l la tor  driven from the vehicle clock, w i t h  a back-up capability t o  f ree  
r u n  a t  1590 Hertz, p l u s  zero, minus fou r  percent i f  the vehicle clock i s  
disabled. 
inverter delivers six watts per phase a t  greater than 85% efficiency i n t o  a 
Timing a t  1600 Hertz i s  provided by an internal 
The inverter operates from 30.0 VDC plus o r  minus one percent. The 
D- 1 
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lagging power factor load of 0.9 t o  1.0; and provides the specified 
voltage i n t o  lagging power factor loads of 0.5 t o  1.0. 
on or of f  on pulse command. All command and clock logic  i s  f ive  volt  TTL 
(Transistor-Transistor Logic). The inverter i s  required t o  operate i n  
specification from 0°C t o  40"C, and t o  survive and recover from exposure 
t o  -20°C t o  +80"C. Actual testing was performed -20°C t o  +lOO"C. 
I t  can be turned 
5.0 BENCH TEST EQUIPMENT 
The Gyro Inverter breadboard was operated from a Sorenson Power Supply, 
Model MA28-30. Input voltage was measured w i t h  a John Fluke Differential 
Voltmeter, Model 801B; i n p u t  current w i t h  a Sensitive Research University 
Model portable standard; o u t p u t  voltage w i t h  a Ballantime Laboratories Model 
320 True RMS Voltmeter; output power w i t h  a John Fluke VAW Meter, Model 102 
w i t h  a 600 milliampere s h u n t ;  frequency w i t h  a Hewlett Packard Model 52451, 
counter; and transient voltages and currents w i t h  a Tektronix Oscilloscope, 
Model 545B w i t h  a Hewlett Packard Model 456A current probe. 
6.0 TEST PROCEDURE 
The inverter was tested i n  a controlled temperature environment i n  the t e s t  
setup depicted i n  Figure D-3. 
A DC ammeter was used t o  measure the inverter i n p u t  current. The bus voltage 
(30.0 - +l%) was measured w i t h  a different ia l  voltmeter. 
were measured by a true RMS voltmeter and the RMS output current was 
measured by measuring the RMS voltage across the one OHM res i s tor  shown i n  
Test variables are shown i n  Table D - 1 .  
The o u t p u t  voltages 
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- 
Nominal Measured 
Mi 1 1 i henries Phase 1 Phase 2 ..- - - 0 
2 2.11 2.11 
5 5.12 5.13 
11 11.01 10.95 
22 22.14 22.11 
Figure D-3. A wattmeter was used i n  the phase one line t o  measure actual 
delivered power. Frequency was measured by an electronic counter on one 
o u t p u t .  
trace from an AC current probe. 
Input current ripple measurements were obtained from an oscilloscope 
TABLE D-1 
TEST VARIABLES 
. 
-2O"C, O"C, 25"C, 40"C, 80"C, 100°C 
Input Voltage, Main 
Power Factor 1.0 to  0.5 
29.7V, 30.0V, 30.3V 
A fixed resistive load of 96.5 ohms was used as shown i n  Figure D-3, Different 
power factors were obtained by inserting discrete inductors i n  ser ies  w i t h  
the resistive load. All the inductors had a series resistance less than 
0.5 ohm and had current ratings (greater than 85% inductance) over 1 ampere. 
The measured inductance values are given on Table D-2. 
TABLE D-2 
D-6 
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To expedite testing, and since power and RMS voltage measurement accuracy 
was - +3%, i t  was assumed tha t  the actual power delivered i n  Phase two was the 
same as the power measured i n  Phase one f o r  the same power factor load f o r  
calculation purposes i n  evaluation of the data. 
7.0 RESULTS OF TESTS 
Test data i s  presented on Table D-3 t h r u  D-20 . 
w i t h  the aid o f  a computer program. .Due to  the h i g h  inaccuracy possible i n  
the measurements due to  the - +3% inherent accuracy i n  the measurement equipment, 
the average power factor  and efficiency fo r  bus voltages of 29.7, 30.0, and 30.3 
a t  s ix  temperatures is  given as the t e s t  resu l t ,  and i s  plotted on Figure D-4. 
Reduction of the data was done 
Figure D-5 presents the standby power drawn by the inverter when i t s  power l ines  
are energized b u t  the supply is  off .  
Figure D-6 presents the f ree  r u n n i n g  frequency. 
1574) was w i t h i n  the specified limits of 1526-1590 Hz . 
The overall variation (1533- 
Figure D4 and Figure D-7 present the efficiency resu l t s .  
the power factor  as calculated from t e s t  resul ts  by: 
Figure 0-4 also shows 
P . F .  = watts/volt amperes 
and a theoretical power factor  calculated by: 
-1 2lT 1600 
R P.F .  = COS 8 8 = tan 
The computed t e s t  r e su l t  showed a reasonable correlation t o  the sinusodial 
theoretical power factor .  
versus power factor .  
Figure D-7 also shows the actual delivered power 
D-7 
1 J 86 -TOPS - 6 5 0 
Figure, D-8 and Figure D-9 show the o u t p u t  voltage regulation versus temperature, 
l ine ,  and load. Curves were not drawn, b u t  s t r a igh t  line connections were 
used t o  indicate trends because the voltage reading granularity was 0.1 volt  
and the accuracy is - +.75 volt .  
deviation of 4.8% centered around 24.8 volts (25.0 + 1.6%, -3.2%). 
The minimum and maximum resulted i n  an overall 
Figure D-10 presents osci 11 i scope t race  photographs o f  the ri se/f  a1 1 times of 
the phase one o u t p u t  for loads of 1 .O (0 millihenry), .82 (5 millihenry) , and 
.36 (22 m i  11 i henry) power factor .  
Figure D-11 presents the voltage/current waveforms o f  b o t h  ou tputs  a t  each 
of the power factor  load points tested.  Phase one is  the top t race,  where 
current i s  the shorter t race w i t h i n  the voltage wave form. 
Figure D-12 and Figure D-13 are photographs o f  the oscillioscope trace o f  the 
i n p u t  current r ipple as detected by the AC current probe. As would be expected, 
i t  i s  the unbalance of power factor  loading which causes highest current r ipple.  
8.0 RECOMMENDATIONS 
None. Data merely submitted. 
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TABLE D-4 
TEST DATA AT -2O"C, 30.0 VD€ INPUT 
1 
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D-10 
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TABLE D-5 
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TABLE D-6 
TEST DATA AT O O C ,  29.7 VDC INPUT 
5 3  
TABLE D-7 
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TABLE D-9 
TEST DATA AT 26.5OC, 29.7VDC INPUT 
a 
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TABLE D-11 
TEST DATA AT 26.5"C, 30.3 VDC INPUT 
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TEST DATA AT 40°C, 29.7 VDC INPUT 
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TEST DATA AT 40°C, 30.3 VDC INPUT 
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TEST DATA AT 80°C, 30.0 VDC INPUT 
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TEST DATA AT 80°C, 30.3 VDC INPUT 
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TEST DATA AT 100°C, 29.7 VDC INPUT 
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TABLE D-20 
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SCALING 
T I M E  - - 2  ms/cm 
VOLTAGE - 20 V o l t s / c m  
CURRENT - .5 amp/cm 
VOLTAGE/CURRENT WAVEFORMS 
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APPENDIX E WHEEL INVERTER 
1.0 SCOPE 
This engineering breadboard t e s t  verified functional performance of one 
two phase inverter  w i  t h  i n p u t  vol tage , operating temperature , and 1 oad power 
factor  as test  parameters. 
c i rcu i t ry  i s  described br ie f ly ,  t e s t s  a re  outlined, and graphs, t e s t  resu l t s ,  
and oscilloscope waveforms of s ignif icant  parameters are reproduced. A 
rudimentary block diagram of the basic inverter i s  shown on Figure E-1, and 
the e lec t r ica l  schematic, JPL Drawing 10035383 on Figure E-2. 
In a d d i t i o n  t o  t e s t  r e su l t s ,  theory of operation of 
2.0 PURPOSE 
The purpose of inverter breadboard tes t ing was t o  demonstrate specification 
compliance and t o  characterize performance as a function of t e s t  variables. 
3.0 MECHANICAL CONFIGURATION 
T h i s  assembly i s  mounted on one c i r cu i t  board measuring approximately 4 
inches by 15 inches, and i s  mounted as one par t  of the power conditioning 
equipment breadboard furnished under this contract. 
4.0 DESCRIPTION OF OPERATION 
The Wheel Inverter i s  designed t o  provide two phase, four wire, square wave 
voltage a t  26 volts AC RMS p lus  or minus  f ive  percent, w i t h  a ninety degree 
phase displacement. Timing  a t  400 Hertz is provided by an internal osc i l la tor  
driven from the vehicle clock, w i t h  a back-up capabili ty t o  f ree  r u n  a t  396 
Hertz, plus zero, minus four  percent if the vehicle clock is disabled. The 
inverter operates from 30.0 VDC plus or  minus one percent and a 5.0 VDC plus 
or minus f ive  percent logic supply. The inverter delivers six watts per phase 
E- 1 
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iu 
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a t  greater than85% efficiency i n t o  a lagging power factor load. of 0.9 t o  1 .0 ,  
and provides the specified voltage in to  lagging power factor loads of 0.5 t o  
1 .O. 
All command and clock logic is f ive  vo l t  TTL (Transistor-Transistor Logic). 
Noma1 - ON command is a 200 millisecond pulse w i t h  a repetition r a t e  from 
zero t o  f ive  per second. The inverter is  required t o  operate i n  specification 
from 0°C t o  40°C, and t o  survive and recover from exposure t o  -20°C t o  +80"C. 
Actual testing was performed from -20°C t o  +lOO°C. 
I t  can be turned on or o f f ,  or  can perform a phase reversal, on comnand. 
5.0 BENCH TEST EQUIPMENT 
The Wheel Inverter breadboard was operated from a Sorenson Power Supply, 
Model MA28-30. 
Voltmeter, Model 8018; i n p u t  current w i t h  a Sensitive Research University Model 
portable standard; o u t p u t  voltage w i t h  a Bal lantime Laboratories Model 320 
True RMS Voltmeter; output power w i t h  a John Fluke VAW Meter, Model 102 w i t h  
a 600 milliampere s h u n t ;  frequency w i t h  a Hewlett Packard Model 5245L counter; 
and transient voltages and currents w i t h  a Tektronix Osci 1 loscope, Model 5459 
w i t h  a Hewlett Packard Model 456A current probe. 
Input voltage was measured w i t h  a John Fluke Differential 
6.0 TEST PROCEDURE 
The inverter was tested i n  a controlled temperature environment i n  the t e s t  
setup depicted i n  Figure E-3:Test variables are shown i n  Table E-1. A d.c. 
amneter was used t o  measure the inverter i n p u t  current. 
(30.0 - +l% and 5.0 - +5%) were rneasured w i t h  a differential  voltmeter. The o u t p u t  
voltages were measured by a true R.M.S. voltmeter and the R.M.S. output current 
was measured by measuring the R.M.S. voltage across the 1~ res i s tor  shown i n  
The bus voltages 
E-4 
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Figure E-3. A wattmeter was used i n  the phase 1 ( 81 ) l ine  t o  measure actual 
delivered power. Frequency was measured by an e lec t ronic  counter on one o u t p u t .  
Input current ripple measurements were obtained from an oscil loscope t race  from 
an a.c. current  probe. 
TABLE E-1 
TEST VARIABLES 
1 -2O"C, O"C, 25"C, 40"C, 80"C, 100°C , 
Input Voltage, Main 29.7V, 30.0V, 30.3V ! 
i 
____I_I_L- 
Temperature 
Input Vol tage , Logic 
Power Factor 1.0 t o  0.5 
4.75\/, 5.0V, 5.25V 
.___ - 
A fixed resistive load of 96.5 ohms was used as shown i n  Figure E-3. 
power fac tors  were obtained by inserting d i sc re t e  inductors i n  series w i t h  
the resistive load .  All the inductors had a series resis tance less than 
Different 
0.5 ohm and had current  ratings (greater  than 85% inductance) over 1 ampere. 
The measured inductance values are given on Table E-2. 
TABLE E-2 
-_ 
LOAD INDUCTANCE VALUES -_ 
1 I r- I Nominal 
1 Millihenries Phase 2 1 
- ---I_ - - _ _  
I 
0 
11 
22 22.14 
44 44.19 
64 
10.95 
22.11 
44.09 
64.40 
- __  * _.. 
E-6 
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To expedite tes t ing,  and since power a n d  RMS voltage measurement accuracy 
was - +3%, i t  was assumed tha t  the actual power delivered i n  92 was the same as 
the power measured i n  91 fo r  the same power factor  load for  calculation 
purposes i n  evaluation of the data. 
7.0 RESULTS OF TESTS 
Test data i s  presented on Table E-3 t h r u  E-26. 
w i t h  the aid of a computer program. 
the measurements due t o  the - +3% inherent accuracy i n  the measurement equipment, 
the average power factor and efficiency for bus voltages o f  29.7,  30.0, an 30.3 
a t  six temperatures i s  given as the t e s t  resu l t ,  and i s  plotted on Figure E-4. 
Reduction of the data was done 
Due t o  the h i g h  inaccuracy possible i n  
Figure E-5 presents the standby power drawn by the inverter when i t s  power l ines  
are energized b u t  the supply i s  of f .  
Figure E-6 presents the f ree  running  frequency. 
from -20°C t o  +80°C was w i t h i n  the specified l imits (396-380 Hz). 
The overall variation (393-396) 
Figure E-4 shows the efficiency and the actual delivered power versus power 
factor.  
l ine ,  and load. 
t o  indicate trends because the voltage reading granularity was 0.1 volt  and 
the accuracy is  - +.75 v o l t .  
deviation of 8.46% centered around 26.5 volts (26.0 t 6.15%, -2.31%) 
Figures E-7 and E-8 show the output voltage regulation versus temperature, 
Curves were not  drawn, b u t  s t ra ight  l ine  connections were used 
The minimum and maximum resulted i n  an overall 
Figure E-9 presents osci 11 iscope trace photographs of the ri se/fal  1 times of 
the pll output for  loads of 1.0 (0 m . h . ) ,  .915 (11 m . h . ) ,  .802 (22 m . h . ) ,  
.612 (44 m.h.)  and .471 (64 m.h.)  power factor.  
E-7 
TABLE E-3 
m 
I 
03 
TEST DATA AT -20°C, 29.7 VDC INPUT, 5.00 VDC LOGIC 
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TABLE E-5 
TEST DATA, AT -2O"C, 30.0 VDC INPUT, 5.00 VDC LOGIC 
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OM 
SE1 
Y K ,  
-
E-I O 
TABLE E-6 
1 TEST DATA AT -20°C; 30.0 VDC INPUT, 5.25 VDC LOGIC’ 
6.2 
TABLE E-7 
T E S T  DATA A T  -2OoC, 30.3 VDC I N P U T ,  5.00 VDC L O G I C  
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TABLE E-8 
TEST DATA AT O‘C, 29.7 VDC INPUT, 5.00 VDC LOGIC 
m 
I 
A 
P 
TABLE E-9 
TEST DATA AT O 0 C ,  32.0 VDC INPUT, 5.00 VDC LOGIC 
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7ABLE E-10 
TEST DATA AT O"C, 30.3 VDC INPUT: 5 00 VDC LOGIC 
VOLT 
RMS 
MEAS 
at, .a 
-
2 -1. L 
., . 
I cn 
ul 
0 
m 
I 
tn 
-I 
TABLE E-77 
T h T  DATA'AT 25"C, 29.7 VDC INPUT, 5.00 VDC LOGIC 
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TABLE E-13 - 
TEST DATA AT 2 5 O C ,  h . 0  VDC INPUT, 5.00 VDC LOGIC 
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TABLE E - 1 4  
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TABLE E-16 
TEST DATA A7 40°C, 29.7 VDC INPUT, 5.00 VDC LOGIC 
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TABLE E-17 
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TEST DATA AT 40°C, 30.0 VDC I$J@UT, 5.00 VDC LOGIC 
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TABLE E-'18 
m 
I 
N 
c3 
T E S T  DATA A T  4 0 ° C ,  30.3 VDC INPUT, 5.00 VDC LOGIC 
TABLE E-19 
TEST DATA AT 80°C,  29.7 VDC INPUT,  5.00 VDC LOGIC 
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TABLE E-20 
TEST DATA AT 80°C, 30.0 VDC INPUT, 5.00 VDC LOGIC 
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’TABLE E-21 
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TABLE E-22 
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TABLE E-23 
TEST DATA AT VOOOC, 30.0 VDC INPUT, 4.75 YDC LOGIC 
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TABLE E-24 
TEST DATA.AT 100°C, 30.0 VDC INPUT, 5.00 VDC LOGIC 
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NON-INDUCTIVE LOAD 1 1  rnH 
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SCALES 
HORIZ 1 p s / c m  
VERT 20 V/cm 
FIGURE E-9 RISE/FALL 
CHARACTER1 STI CS 
E-37 
1 586 -TOPS - 6 50 
Figure E-10 presents the voltage/current waveforms o f  bo th  ou tpu t s  a t  each o f  
the power factor load points tested. Phase 1 is the top  trace, current being 
the shorter trace w i t h i n  the voltage wave form. 
Figure E-11 and E-12 are photographs o f  the oscillioscope trace o f  the i n p u t  
current ripple as detected by the a.c. current probe. As would be expected, 
i t  is  the unbalance of power factor loading which causes highest current ripple. 
8.0 RECOMMENDATIONS 
None; Data merely submitted. 
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pl = OmH p12 = 1 1  mH 
H = lms/cm V=2OmA/crn 
Qll =llmH p2 =22mH 
PI  '-22mH (82 = 44mH gS1 =22mH (B2 =64mH 
SCALES 
H = lms/cm 
\I = 10mA/cm 
FIGURE E-12 INPUT CURRENT 
RIPPLE (UNBALANCED) 
p1 =44mH p12 =64 mH 
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APPENDIX F. TWT CONVERTER 
1.0 SCOPE 
This engineering breadboard test  verified functional performance, determined 
range of voltage adjustment on o u t p u t  voltages , quality of voltage regulation 
w i t h  variations i n  o u t p u t  current and operating temperature, amplitude of  
ripple voltage on the regulated ou tpu t s ,  and provided suff ic ient  data t o  permit 
efficiency calculations. 
voltage trip circuit characterist ics , and transient currents drawn from the 
bus under clocked and f ree  running  s ta r t ing .  In addition t o  t e s t  resu l t s ,  
theory of operation of c i rcu i t ry  is described br ief ly ,  t e s t s  are outlined, 
and oscilloscope waveforms of significant parameters are reproduced a A 
functional schematic of the relationshfp o f  output voltages t o  the traveling 
The testing also exposed undervol tage and over- 
Figure F 4 ,  and an electr ical  block diagram i s  shown on wave tube  is  shown on 
I .  Figure F-2. 
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2.0 PURPOSE 
The purpose of converter testing was t o  demonstrate t h a t  the h i g h  voltage 
electronic and electromagnetic techniques selected were adequate t o  provide 
the h i g h  qual i t y  vol tage regul ation required. The second consideration was 
the continuous range of voltage adjustment t h a t  could be provided w i t h o u t  
overstressing avai 1 able transistors. 
3.0 MECHANICAL CONFIGURATION 
The TWT Converter circuitry was packaged i n  two aluminum chassis, hinged 
together, w i t h  stand-off terminals provided internally for access t o  electrical 
connections. 
The significant parts from a mechanical consideration are the transformers 
A photographic reproduction of this is shown on Figure F-3 .  
for the h i g h  voltage section and the heater section. 
3.1 
The high voltage power transformer was designed t o  operate from an i n p u t  
voltage of 30 volts and deliver outputs  of 3500 volts, 1525 volts and 400 volts. 
The maximum voltage stepup r a t i o  is 120:l. 
transformer i s  nominally 100 watts , the switching frequency selected was 
two Kilohertz, and the design operating flux density was chosen a t  6.25 Kilo- 
gauss. The calculated transformer efficiency i s  92.5 per cent a t  full  
rated power. 
2 watts copper loss. 
The High Voltage Power Transformer 
The power handling capacity of this 
The transformer losses are divided i n t o  5.5 watts core loss and 
The total transformer weight i s  2.25 pounds. 
A non-standard one mill tape wound Supermalloy cut core was ordered from the 
Arnold Engineering Company. This material has very low core loss when 
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ME I GHT 
PER CORE 
0.83 lbs 
compared w i t h  other magnetic compositions. 
have been designed, buil t ,  and tested; b u t  this particular winding sequence 
and core material provided the highest efficiency and minimum noise. 
Other transformer configurations 
CORE DIMENSIONS (INCHES) GROSS AgEA 
D t k '  ' G  (DXE) IN 
3/8 ' 9 3/4 1/2 1 L 2 - 
16 16 
TABLE F-1 
CORE CHARACTERISTICS 
37 
STRIP W \ b T W  
FIGURE F-4. CORE CHARACTERISTICS 
Two cut  cores were used i n  order t o  reduce the stepup r a t i o  t o  60:l. 
Thirty primary turns of AWG 23 wound bif i lar  were connected i n  parallel 
on both sides of the single core legs, and further i n  parallel between the 
two cores. 
of the single core legs and further in series between the two cores. 
cut core has a natural air gap of two mills. 
The secondary windings were connected i n  series between both sides 
The 
Both legs of the cut core 
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\ .  
were wound i n  order to  cover both a i r  gaps, t h u s  increasing the efficiency 
o f  the transformer by absorbing the a i r  gap energy w i t h  the copper wire 
* .  
WINDING TOTAL TURNS TOTAL DC RESISTANCE 
-. 
N1 thru N8 30 t o  C.T. 0.13 Ohms t o  C.T. 
N9 thru N12 3600 1757 Ohms 
N13 t h r u  N16 1600 110 Ohms 
Nl7 thru N20 424 36 Ohms 
covering., 
A 20 volt per mitl of mylar layer insulation was used i n  order t o  prevent 
corona. Also, a winding edge margin of 3/8 inch was maintained to  prevent h i g h  
voltage breakdown between the magnet wire and the core. 
The winding and interconnection method is shown i n  Figure F-5 and Table F-2; 
The method o f  sandwiching the secondary windings between the primary windings 
decreases the leakage reactance and increases the coupling between the primary 
‘and secondary windings. Another method used to  increase coup1 ing  was t o  
keep the width  of the turns on the primary and secondary. the same, and a t  the 
same time maintain the winding edge margin. 
TABLE F-2 
MIND I NG CHARACTERISTICS 
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Interwinding capacitance and inter layer  capacitance were kept a t  a m i n i m u m  by 
selecting a f lux density i n  order t o  increase the volts per t u r n .  A core was 
selected w i t h  a long winding length i n  order t o  minimize the number of layers 
required. 
All good design practices known were used t o  increase coupl ing,  reduce 
leakage reactance, reduce interwinding and inter layer  capacitance, and op t im ize  
s ize ,  weight and efficiency. 
3 .2  Heater Transformer 
A high reactance transformer was used t o  provide current l i m i t i n g .  
transformer i s  constructed on a cut 
The 
core, w i t h  two separate co i l s ,  as 
shown i n  Figure F-6. 
second coil  a l l  the secondary windings. 
window between these co i l s  t o  s h u n t  the magnetic p a t h  from one core leg t o  
the other,  and this is accomplished w i t h  a second cut core orthogonal t o  the 
f i r s t  as shown on Figure F-6. 
the air  gap. 
One coil contains a l l  the primary windings, and the 
Sufficient space is l e f t  on the core 
The current limiting can be adjusted by varying 
An Arnold Engineering Company AM 7 Silectron cut core was used w i t h  the primary 
o f  95 turns of AWG 33 on one leg of the core and a secondary of 29 turns of 
AWG 27 on the other leg of the core. Another cut core, AM 21 , was used t o  
introduce another f lux path. All the air gaps used were the natural 1 mill 
air gap created by the cores. 
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FIGURE F-6 HEATER TRANSFORMER CONSTRUCTION 
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4.0 DESCRIPTION OF OPERATION 
A block diagram of the TWT Converter is  shown i n  Figure F - 2 ,  
Electrical Schematic on Figure F-7.Power is switched t o  the 1 t e r  , 
ac t iva t ing  the filament supply. A driven osc i l la tor  chops the DC power t o  
square wave AC, and a transformer reduces the voltage t o  the 5.2 volts 
required by the filament. 
highly reactive design of the transformer. 
The current limiting function is  provided by the 
and an 
n p u t  f 
The current l i m i t i n g  for the filament supply could be achieved with'a saturable 
reactor, phase control led r ec t i f i e r s  on the transformer o u t p u t  , dissipative 
regulation on the transformer DC i n p u t ,  or current l i m i t i n g  a t  the transformer 
i t s e l f .  The high reactance transformer method was selected on the basis of 
simplicity, efficiency and r e l i ab i l i t y .  
for  the basic functions of chopping and transformation; i t  adds no in-line 
semiconductor voltage drops on the low voltage side of the transformer, and 
the r e l i a b i l i t y  is  equal t o  the basic r e l i a b i l i t y  of the c i r cu i t  w i t h o u t  
current l i m i t i n g ,  since no add i t iona l  fa i lure  modes are introduced. 
I t  adds no par ts  over those required 
A 110 second time delay i n h i b i t s  power t o  a second driven osc i l la tor  unti l  
the filament has warmed up. 
converter from s ta r t ing  due t o  some transient condition. 
c i rcu i t  excites the primary of the saturable core f ree  r u n n i n g  clock for  several 
cycles (for a period of 50 milliseconds) t h u s  s ta r t ing  the switching of the 
power transitors. T h i s  power osc i l la tor  then chops the DC power t o  square wave 
AC w h i c h  is  transformed t o  h igher  than required voltages, rec t i f ied ,  f i l t e r e d ,  
and adjusted t o  the required o u t p u t  level by a ser ies  impedance. 
During this perion of time, i t  also i n h i b i t s  the 
The s ta r t ing  
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Both the heater and the h i g h  voltage converters switch a t  the vehicle clock 
frequency of 4.096 KHz and 2.048 KHz respectively. They are also capable of 
switching a t  the i r  own f ree  running frequencies when the vehicle clock is 
absent. 
The h i g h  voltage converter i s  protected from over voltage and under voltage by 
a h i g h  and low voltage cutoff c i r cu i t  shown i n  Figure F-7. When i n  operation, 
the h i g h  voltage converter turns of f  i f  the i n p u t  bus voltage is outside 
the 30.0 - +2% voltage band, and i t  has t o  be restarted again. 
the converter from t u r n i n g  on ( inhibi ts)  i f  the bus voltage i s  outside the 
described voltage band. 
I t  a lso prevents 
The high voltage transformer provides the he1 i x  col 1 ector and anode outputs .  
Each one of the three outputs  is rect i f ied and f i l t e r ed  t o  lower the o u t p u t  
ripple. The precise o u t p u t  voltage must be regulated against load change. 
This  requires some form of closed loop regulator on the o u t p u t  voltage. A 
limited range transistorized, h i g h  o u t p u t  voltage regulator t h a t  operates i n  
the l inear  mode was selected t o  achieve the required regulation and i t  a lso 
acts t o  further attenuate ripple appearing a t  the 
o u t p u t  of the rect i f ied and f i l t e r ed  h i g h  voltage power l ines  from the converter. 
The regulators f loa t  on a h igh  voltage res i s t ive  divider network (providing a 
constant current] and only sample a small part of the o u t p u t  s igna l .  A portion 
of this voltage is compared aga ins t  a zener reference which i s  biased i n t o  the 
breakdown region. The design requirement for  this limited range regulator 
i s  t h a t  the current flow through the res i s t ive  divider must be held constant. 
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HELIX 
The output  vo l t age  of the helix and c o l l e c t o r  regu1ators . i . s  60 v o l t s  and the 
anode r e g u l a t o r  is 40 volts. 
COLLECTOR ANODE 
To a d j u s t  the output  v o l t a g e s  for  t h e  s p e c i f i e d  range ,  the fo l lowing  change 
i n  the resistor d i v i d e r s  will provide the approximate des i r ed  output :  
I 1 2.15K ohms/volt I 950 ohms/vo1t I 2.25K ohms/vol t 
5.0 BENCH TEST EQUIPMENT 
The TWT Converter breadboard was powered w i t h  a Sorensor  Power Supply,  Model 
MA 28-30. 
D ig i t a l  Voltmeter,  Model 34609, us ing  a high vo l t age  resistive d i v i d e r  f o r  the 
h igher  ranges.  
Osc i l loscope ,  Model 5459; us ing  a high vo l t age  probe as r equ i r ed .  
loads were s imula ted  w i t h  a d j u s t a b l e  r e s i s t o r  banks designed t o  wi ths tand  the 
appl i ed vol t a g e s  wi thout  breakdown. 
Steady-s ta te  vol t a g e s  were monitored w i  t h  a' Hewlett-Packard 
Transient vo l t ages  and c u r r e n t s  were observed on a Tektronix 
Output 
6.0 TEST PROCEDURE 
A f i v e  temperatures by three vo l t ages  by two load cond i t ions  by two clock 
sources  mat r ix  was u t i l i z e d  f o r  r e g u l a t i o n  and r i p p l e  t e s t i n g ,  w i t h  limits 
a s  shown on Table  F-3. 
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TABLE F-3 
TEST VARIABLES 
1 Temperature -2OoC, O O C ,  25"C, 40°C, 80°C 
Primary Input Voltage 29.7 VDC, 30.0 VDC, 30.3 VDC 
Load Minimum Maximum 
Heater 0.22 a 0.22 a 
He1 i x 2.0 ma 5.0 ma 
Col 1 ector 43 ma 48 ma 
Anode 0.2 ma 0.2 ma 
C1 ock Vehicle Free Running  
6.1 Inrush Current 
The inrush current was measured when the primary power !as applied and 
du r ing  h i g h  voltage turn-on. 
of 30.3 VDC and under maximum load conditions for each o f  five temperatures. 
T h i s  tes t  was performed for an i n p u t  voltage 
6.2 Harmup Time 
The time delay between the heater voltage turn-on and the high  voltage turn-on 
was measured t o  insure a 90 second t o  150 second delay. 
6.3 Conducted Susceptibility 
The converter was subjected t o  0.1V peak-to-peak sinusoidal ripple on the 
primary line. The frequency of this ripple was set  a t  discrete values over 
the spectrum of 5 Hz t o  150 KHz. 
of al l  . o u t p u t  voltages was monitored and recorded. 
For each frequency the o u t p u t  regulation 
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6.4 R i p ,  l e  Current Emission 
The primary current ripple was measured for  m i n i m u m  and maximum load 
conditions. 
6.5 Regulation and Ripple 
The output vol tages (Heater, He1 i x ,  Coll ector and Anode) were measured 
for  o u t p u t  voltage level and for  peak-to-peak r ipple  under m i n i m u m  and 
maximum load conditions a t  each of f ive  temperatures and simultaneously a t  
each of three primary i n p u t  voltages. 
E. 
6.6 Efficiency 
The efficiency was measured for  both the m i n i m u m  and maximum load levels 
a t  f ive  temperatures. 
6.7 O u t p u t  Voltage Setabi l i ty  
I t  was demonstrated t h a t  the various o u t p u t  voltages could be s e t  w i t h i n  
the required limits and t o  the required accuracy. 
6.8 Heater Current L i m i t  
The heater output was shorted and the o u t p u t  current measured i n  order t o  
demonstrate the current 1 i m i  t. 
6.9 I n p u t  Voltage Protection 
W i t h  the i n p u t  voltage s e t  a t  30 VDC and operation normal, the i n p u t  voltage 
was decreased until the undervoltage trip point was reached. 
and i n p u t  current a f t e r  trip were measured and recorded. 
The voltage level 
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With the i n p u t  voltage s e t  a t  30 YDC and operation normal, the i n p u t  voltage 
was increased u n t i l  the overvoltage t r i p  p o i n t  was reached. The voltage 
leve l  and i n p u t  cu r ren t  a f t e r  t r i p  were measured and recorded. 
7.0 RESULTS OF TESTS 
The spec i f i ed  cha rac te r i s t i cs  of the TWT Converter are l i s t e d  i n  Table F-4 
t o  provide a quick look a t  the funct ional  requirements. 
data i s  included i n  Table F-5 t h r u  Table F-12. 
Detai led t e s t  
TABLE F-4 
TWT CONVERTER REQUIREMENTS 
OUTPUT ' i. 
HEATER 
HELIX 
COLLECTOR 
I ANODE 
VOLTAGE 
5.0 TO 
5.5 VRMS 
3400 TO 
3500 VDC 
1425 TO 
1525 VDC 
100 TO 
400 VDC 
I I I i 
CURRENT I !:::LA- I RIPPLE I REMARKS 
0.22 AMPS - +3.0% 
\ 
CURRENT LIMITED 
TO 0.4 AMPS RMS 
I I I r ' . . '  I I 1 
2.0 TO (1 .o vpp ADJUSTABLE 
5.0 MA 1 I 
43.0 TO +1.0% (2.0 vpp ADJUSTABLE 
48.0 MA I - I 
0.2 MA 1 51.0% 1 (1 .O Vpp 1 ADJUSTABLE 
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7.1 Inrush Current 
The maximum measured inrush current peaked a t  approximately twelve amperes 
per second, and 
nrush 
w i t h  a ra te  of r i s e  of approximately four thousand amperes 
occurred a t  the start of the high voltage converter. 
current was o f  the same peak magnitude, b u t  increased a t  a 
approximately twelve thousand amperes per second. 
7 . 2  Warmup Ti  me 
The n i  t i a l  
ra te  of 
The time delay between the heater voltage turn-on and the h i g h  voltage turn- 
on was s e t  a t  110 seconds and found t o  be repeatible for  .all t e s t s .  
7.3 Conducted Suscepti b i  1 i ty  
The converter was subjected t o  0.1 volt  peak t o  peak sinusoidal r ipple 
on the main bus i n p u t .  
observed on the regulated output voltages fo r  a frequency range from 5 hertz 
t o  150 kilohertz. 
No measurable po r t ion  of this induced r ipple  was 
7.4 Ripple Current Emission 
The primary current was measured fo r  m i n i m u m  and maximum load conditions. 
The maximum measured r ipple  current was 20 milliamperes peak t o  peak 
7 .5  Regulation and Ripple 
The o u t p u t  voltages (Heater, Helix, Collector and Anode) were measured for  
o u t p u t  voltage level and fo r  peak-to-peak ripple under m i n i m u m  and maximum 
load conditions a t  each of f ive  temperatures and simultaneously a t  each of 
three primary i n p u t  voltages. Test resul ts  are recorded on Table F-6 thru 
F-12, and summarized on Table F-5. 
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15 October 1970- 
OUTPUT 
HEATER 
TABLE F-5 
VOLTAGE CURRENT . 
5.5 VRMS 0.22 AMPS 
PERFORMANCE CHARACTERIST ICs 
VOLTAGE 
DEV I A -  
TION 
+150 MV 
-150 MV 
R.EGULA- RIPPLE 
TION 
(+3% - s
COLLECTOR 
I HELIX I 3460VDC I 2.0 TO 
151 1 . 2  43.0 TO 
VDC 48.0 MA 
5.0 MA 
I I I 
 
t12*7 I <+0.5% 1 0.7 Vpp -19.6 V 
 
+lo5 <+0.15% 1.8 Vpp 
-1.8 'V I -  I 
i I 
<+0.5% 0.7 Vpp 
FREE 
RUNNING 
FREQUENCY 
3.958 KHZ 
TO 
3.768 KHZ 
1.973 KHZ 
TO 
1.874 KHZ 
1.973 KHZ 
TO 
1.874 KHZ 
1.973 KHZ 
TO 
1.874 KHZ 
The f o l l o w i n g  abbreviat ions are  used f o r  conciseness on the  data sheets: 
= BUS INPUT VOLTAGE VARIATION V, = OUTPUT REGULATOR SERIES 
= INPUT CURRENT 
PASS TRANSISTOR VOLTAGE DROP 'IN 
I I N  = HEATER RMS VOLTAGE 
= HIGH VOLTAGE CONVERTER 
VRMS 
VOUT = OUTPUT VOLTAGE 
'OUT 
vPP FREQUENCY 
= OUTPUT LOAD CURRENT FHVC SWITCHING FREOUENCY 
= PEAK TO PEAK OUTPUT RIPPLE FH = HEATER INVERTER SWITCHING 
The regu la t i on  t e s t  data i s  presented g raph ica l l y  on Figure F-8 t h r u  
F-18 
TABLE F-6 
FULL RANGE VOLTAGE ADJUSTMENT, FREE RUNNING 
INPUT-- 
__I_.___.-_ - 
CLOCK '1 ---'- --r HELIX  TE HEATER ~7 
V I N  ' ] [ IN  VOUT *OUT 
VOLTS AMPS VOLTS 
30.00 3.52 3500 5ma 
29.7 3.55 3482 
30.3 3.56 3500 
30.0 3.55 3450 
29.7 3.55 3450 
30.3 3.55 3450 
30.0 
29.7 
30.3 
I 
. I 
30.0 
29.7 
30.3 
30.0 
30.3 
29.7 
vge,6voLTs V VOUl 
0.7 1525 
0.7 1525 
0.7 1525 
0.6 1475 
0.6 1475 
0.6 1475 
0.6 1425 
0.6 1425 
0.6 1425 
0.7 1525 
0.7 1525 
0.7 1525 
0.7 1475 
0.7 1475 
0.7 1475 
0.7 1425 
0.7 1426 
0.7 1426 
--- 1525 
I OUT 
48ma 
- 
I 
-i- 
1 
I 
I 4 8m 
I 
'P .VOUT IOUT 'PP vRMS IOUT 1 k 
1.4 400 .240 400 5.61 220ma 
1.4 400 .240 400 5.58 
1.4 400 ,240 400 5.70 
1.4 280 -220 200 5.61 
1.4 200 .220 200 5.60 
1.4 200 .220 200 5.70 
1.3 100 ,220 140 5.63 1.948 3.764 
1.3 100 .220 140 5.60 1.934 3.766 
1.3 100 .220 140 5.70 1.956 3.752 
1.3 400 .240 400 5.65 1.928 3.758 
1.4 400 .240 400 5.60 1.917 3.766 
1.4 400 ,240 400 5.70 1.956 3.748 
1.4 200 ,220 200 5.65 1.922 3.756 
1.4 200 .220 200 5.70 1.936 3.740 
1.3 200 ,220 200 5.60 1.916 3.7m 
1.3 160 .200 140 5.65 1.926 I 3.754 
1.3 100 .200 140 5.51 1.915 I 3.767 
1.6 100 .200 140 5.70 . 1.937 3.748 1 
1 fK 
VOLT!tVOLTS MA j t ~ V  HEATER RMS KHZ 1 KHZ 
- 
I 
--_ I 400 1.2401 . 1 5.61 I 
I 
1 P 
1.946 
1.933 
1.955 
1.943 
1.944 i1.954 3.780 3.788 3.759 3.772 3.781 3.755 
I m 
CTr 
0 
** INPUT CURRENT READIYG WITH ALL INSTRUMENTATIP! REVOVED 
-rl 
I 
N 
0 
I I 
TABLE F-7 
FULL RANGE VOLTAGE ADJUSTMENT, CLOCKED 
I I I 
0.7 1525 44ma 1 2 
0.7 I 1525 1 I 11.3 
0.7 1475 1.3 
0.7 1475 1.3 
0.7 1475 1.3 
0.7 1425 1.2 
0.7 1425 1.2 
-- 1525 b8ma --- 
0.7 1426 1 1.2 t 
' ANODE 
* INPUT VOLTAGE TO OUTPUT REGULATOR BELOW SET POINT 
** INPUT CURRENT READING WITH ALL INSTRUMENTATION REMOVED 
TABLE F-8 
REGULATION AND R.IPPLE, 25°C 
I I I I 
i I 
: 30.0 
: 29.7 
3.57 
3.59 
30.313.56 .. ___ . _- I . ____ 
I 30.0 
29.7 
-rl 
Iv 
4 
3.59 
3.60 
30.3 3.59 I 
30.0 
29.7 
30.3 
30.0 
29.7 
30.3 
. 
2.93 3461.5 
2.92 3461.0 
2.94 3461.6 
2.95 3461.0 
2.95 3461.2 
2.95 '3462.3 
VOLTS 
1511.2 
85V 1 1511.2 
55V 1511.2 
22V 1511.2 
9OV 1511.3 
70V 1511.4 
44W 1511.4 
lO9v 1511.4 
75V 1511.4 
42V 1511.3 
l l l V '  1511.4 
TABLE F-9 
REGULATION AND RIPPLE, 40°C 
71 
I 
N 
N 
_ _  _ _  . *_ . 
I 
INPUT I HELIX I COLLECTOR 1 ANODE - 
"PP 
mv 
220 
240 
240 
280 
280 
290 
-
- 
- 
2 30 
240 
240 
280 
290 
280 
- 
- 
CK 
f H  
K H t  
4.096 L 3.411 
1 3.415 I-
3.414 
3.413 
- 
4.096 
3.415 
3.410 
TABLE F-10 
REGULATION AND RIPPLE, 80°C 
.- - 
' IN 
L. VOLTS 
30.0 
29.7 
30.3 
' I N  'OUT 
AMPS VOLTS 
3.55 3468.8 
3.55 3454.8 
3.55 3469.5 
30.0 
29.7 
30.3 
-rl 
I 
N 
0 
3.57 3469.1 
3.57 3462.7* 
3.58 3469.8 
30.0 
29.7 
30.3 
vPP 
VOLT 
2.94 3471.8 
2.94 3471.0 
2.95 3472.7 
0.6 
0.6 
0.6 
30.0 
29.7 
30.3 
- 
0.6 
0.6 
0.6 
2.95 3471.9 
2.95 3470.8 
2.96 3472.6 
I 
0.7 
0.7 
0.7 
0.7 
0.7 
0.7 
COLLECTOR ANODE 
VOLTS 
2ov 
-0* 
52 \1 
26V 
-0* 
59v 
51Y 
1 9v 
86V 
50V 
16V 
85V 
- 
- 
-
- 
1514.1 48ma 2 
1514.1 2 
1514.3 2 
1514.1 1 
1514.1 
1514.3 
1 
1514.3 43.2 
'614.2 
1514.4 
'614.3 
1514.2 
.O 27V 393.21 ,2351 
.O 11V 393.14 
.O 4 3  393.29 
.3 34V 393.30 
18V 393.24 
49v 393.39 
36V 393.27 
20Y 393.21 
52V 393.35 
42Y, 393.37 
57439 3.44 
I 
I HEATER 
80 36V 5.50 
100 37V 5.87 
100 34V 5.80 
100, 42V 5.90 I 
CL&K 
pH,, 
KHz' 
2.048 I 
1 .goo 
1.890 
1.913 
2.048 
..-- i 
1.885 
1.874 
1.897 
f H 
KHz 
4.096 
3.095 
3.090 
3.098 
4.096 
-- I 
3.095 
3.091 
3.099 
* IPlPUT VOLTAGE TO OUTPUT REGULATOR BELOW SET POINT 
TABLE F-11 
REGULATION AND RIPPLE, ' 0°C 
Vm 
691 
30V 
104V 
69V 
34V 
104V 
f 
INPUT 
VOUT 'OUT VPP "m 
VOLTS VOLTS 
1509.9 48ma 1.2 491 
1509.8 1.2 34y 
1510.0 1.2 66U 
1509.9 1.2 50V 
1509.8 1.2 35v 
1510.0 1.2 66Y t 
V I  N 
VOLT' 
30.0 
29.7 
30.3 
VOUT 
VOLTS 
391.20 
391.13 
391.28 
391.28 
391.21 
391.36 
391.24 
391.24 
391.31 
391.35 
391.35 
391.49 
30.0 
P N 29.7 
7 
I 
IOUT VPP Vm VRHS 
p a m\l HEATE 
235 260 44U 5.51 
260 39v 5.47 
260 49Y 5.59 
290 50V 5.40 
290 44V 5.30 
290 541 5.46 
260 48W 5.51 
260 41V 5.48 
260 50V 5.58 
290 55v 5.40 
260 . 494 5.36 
280 59Y 5.48 
I 
30.3 
82Y 
49V 
119V 
87V 
5Qy 
124V 
-~ 
30.0 
29.7 
' 30.3 
~ 
1509.9 43.2ma 1.2 55Y 
1510.0 1.2 39Y 
1510.0 1.2 70Y 
1509.9 1.2 561 
1510.0 1.2 401 
1510.0 1.2 721 *6 
30.0 
29.7 
30.3 
[ I N  
AMPS 
3.57 
3.56 
3.58 
3.58 
3.57 
3.59 
2.95 
2.95 
2.95 
2.95 
2,95 
2.96 
HEL 1.X I COLLECTOR 
VOUT 
VOLTS 
3452.4 
3451.5 
3453.8 
3452.6 
3450.9 
3453.9 
3456 4 
3456.2 
3457.1 
3456.4 
3456.2 
3457.4 
VPP 
VOLT 
0.7 
0.7 
0.7 
0.7 
0.7 
0.7 
-
0.7 
0.7 
0.7 
0.7 
0.7 
0.7 
ANODE I HEATER I CLOCK 
tl- 2.048 4.096 u 
1.942 3.790 
1.930 3.748 
1.951 3.742 
I I -. 
TABLE F-12 
REGULATION AND RIPPLE -20°C 
Vm 
42V 
36V 
67V 
53V 
37V 
69V 
58V 
42V 
74Y 
60V 
44V 
INPUT 
VOUT IOUT 
VOLTS 
390.6 .235n 
390.52 
390.66 
390.73 
390.59 
390.80 
390.66 
390.58 
390.75 
390.78 
390.67! 
V I N  I I N  
v 
0.54 
0.56 
0.55 
0.64 
0.64 
0.63 
0.60 
0.60 
0.60 
0.70. 
0.68 
-. - VOLTS 
30.0 
29.7 
30.3 
30.0 
29.7 
30.3 
30.0 
29.7 
30.3 
30.0 
29.7 
30.3 
” - 
HEAT 
42V 5.50 
37V 5.47 
46v 5.57 
50W 4.85 
41V 4.79 
52y 4.91 
45V 5.50 
41V 5.48 
50\r 5.59 
50V 4.85 
45\J 4.80 
I 
lMPS 
3.57 
3.56 
3.57 
3.56 
3.57 
3.57 
2.95 
2.95 
2.95 
2.95 
2.95 
2.95 
-- 
_- -_ 
4.096 
3.791 1 :  
3.795 
3.776 
H E L I X  
105V 
65V 
135Y 
109V 
75V 
3447.2 
3449.2 
3448.5 
3447.1 
3449.9 
1508.5 
1508.4 
1508.5 
1508.5 
1508.4 
- 
VPP 
VOLT 
0.7 
0.7 
0.7 
0.7 
0.7 
0.7 
-
- 
- 
0.7 
0.7 
0.7 
0.7 
0.7 
- 
4.096 
f 
3.740 
I COLLECTOR 1 ANODE 1 HEATER 
--1 
c co ol 
1 
‘ 3  
TI 
v) 
I 
0, 
m 
0 
0.7 149d 1508.5 
I OUT 
48ma 
i43ma 
i 
I 
1 
1 
i 
- -  i 76V1390.851 1 
IOUT 
:R RMS 
i 220ma 
~ 
0.68 55V 4.92 I 1 ,  I I +  
f HVC 
KHz 
2.048 
i 
1-
1.961 
1.955 
1.973 
2.048 
1.936 
1.925 
1.943 
3.738 
3.732 
TABLE F-13 
T R I P  POINT AND STANDBY LOSSES 
HIGH 
CUTOFF 
{Y STERES I S  
30.591 
30.595 
30.608 
30.582 
30.580 
I ' - = I  
LOW 
CUTOFF 
29.277 
29.271 
29.254 
29.291 
29.304 
INPUT L HEATER 
I - T---'-- 
INPUT 
61OL T 'IN 
STANDBY 
"RMS 
out  ' 
H e a t e r  
I 
30,000 f . 1  AMPS 
t 
30.000 [ . l l  AMPS 
30.000 1 ,098 AMPS 
30.000 . l l  AMPS 
30.000 1 . l l  AMPS 
f 
I HIGHkAND LOW VOLTAGE CUTOFF 
I 
5 .49 
5.48 
5.42 
5.51 
5.60 
 HEATER I HIGH 
CUTOFF 
29.356 
29.356 
29.254 
29.370 
29.380 
KHz 
I 
77OF/25X " 
104°F/400C . 
1 7 6 ° F / 8 0 0 C ,  I 
I 
32OF 10 O C 
-4OF / - 20 O 
-il 
CI 
03 
3.768 
3.926 
3.958 
.- . _- 
30.731 
30.720 
30.732 
30.708 
30.704 
AMB I ENT 
CUTOFF TEMP. 
4YSTERESI 
1 J 8 6 - T O P S - 6 5 0  
5.6 
5.5 
A z 
CI E4 
w !i!i 
. 5.4 
5.3 
V I N  = 3 0 . 3 V  
VIN = 30V 
VIN = 29.7V 
I 
I 
I 
I 
I 
I 
1 
1 
1 
1 
-20 0 20 40 673 80 
TEMPERATURE ("C 1 
FIGURE F-8 HEATER VOLTAGE REGULATION 
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7.6 Efficiency 
Data was accumulated a t  each condition o f  laad,  temperature, and i n p u t  
voltage. 
this c h a r a c t e r i s t i c  a r e  reported i n  Section 8. 
Typical e f f ic iency  was 87 per cent ,  and recommendations t o  improve 
7.7 O u t p u t  Vol tage Setabi 1 i t y  
Full range voltage s e t t i n g  test  r e s u l t s  are recorded on Table F-6. and 
Table F-7, showing the a b i l i t y  o f  the  output regulators  t o  supply constant 
voltage over the range of required s e t t i n g s .  
7.8 Heater Current Limit 
The heater output was shorted,  and the output current  was measured i n  
order t o  demonstrate the current  l i m i t  capabi l i ty .  Maximum measured current  
was 440 m i  11 iamperes RMS , and the vol t-ampere c h a r a c t e r i s t i c  is  plot ted 
on Figure F-14. 
7.9 Input Voltage Protection 
The i n p u t  voltage was varied slowly from a nominal s e t t i n g  unt i l  the 
protect ive c i r c u i t  functioned. Results of this tes t  a r e  recorded on Table F-13 
7.10 Typical Waveforms 
Typical osci 11 oscope waveforms a r e  reproduced on pages F35 
for reference only. 
thru F-38 
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8.0 RECOMMENDATIONS 
The TWT Converter breadboard performance was considered highly satisfactory.  
Regulation and ripple were completely i n  control, narrowband conducted 
emission was well w i t h i n  acceptable l imits ,  and the tolerances on the 
voltage protective c i r cu i t  were very t i g h t .  
The efficiency fai led t o  meet the design goal. Some improvement i n  efficiency 
could be realized by reducing the transformer core size,  by p r o v i d f n g  voltage 
taps t o  reduce the ser ies  regulator range, by rectifying and f i l t e r i n g  each 
ser ies  section of the h i g h  voltage windings t o  reduce transient currents, 
and by feedback regulation of one rect i f ied section only. Regulating on 
one section only would remove the losses associated w i t h  the res i s tor  
divider network. 
efficiency from 87 per cent t o  93 per cent. 
The combined ef fec t  of these changes should raise  the 
The inrush current a t  i n i t i a l  power turn-on exceeded specification, and 
would resu l t  i n  a bus voltage deviation for  approximately one millisecond. 
T h i s  would appear t o  be acceptable performance. 
time delay time o u t  t o  charge- the o u t p u t  f i l t e r s  i s  completely unacceptable, 
since this transient pers is ts  for u p  t o  f i f t y  mil iseconds. 
the c i r cu i t  connection t o  reduce th i s  transient e f fec t ,  or redesign o f  the 
f i l t e r s  themselves is  necessary t o  make this converter compatible w i t h  the 
current 1 imi ted bus.  
he transient current a t  
Redesign of 
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APPENDIX 6. SCIENCE DATA SUBSYSTEM CONVERTER 
1.0 SCOPE 
T h i s  engineering breadboard t e s t  verified functional performance of a DC t o  DC 
converter w i t h  i n p u t  voltage and operating temperature as tes t  parameters. In 
a d d i t i o n  t o  t e s t  resul t s  , theory of operati on of ci rcui t r y  i s  descri bed briefly , 
tests are out1 i ned, and osci 11 oscope .waveforms o f  s i  gni f i  cant parameters are re- 
produced. A rudimentary block diagram of the basic converter i s  shown on Figure 
G - 1 ,  and an electrical schematic on Figure 6-2, JPL Drawing Number 10035386. 
2.0 PURPOSE 
The purpose of converter breadboard testing was t o  demonstrate specification com- 
pl iance and t o  characterize functional performance as a function of t e s t  variables. 
3.0 MECHANICAL CONFIGURATION 
The electronic circuitry of the Science Data Subsystem Converter was mounted on a 
single circuit  board and installed in an aluminum chassis together w i t h  the DC 
Magnetometer Converter. 
4.0 DESCRIPTION OF OPERATION 
The Science Data Subsystem Converter provides three rectified outputs  as specified- 
in Table G-1. 
variations in line (30 VDC f. 1%) and temperature 0°C t o  4 O o C ) ,  and the system i s  
required t o  withstand and recover from temperature extremes of -20°C and +80"C. 
In addition, the converter has the capability o f  operating in either a free- 
r u n n i n g  mode o r  in a clock driven mode. 
The outputs  are required t o  stay w i t h i n  the regulation limits over 
G- 1 
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OUTPUT VOLTAGE 
(VOLTS) 
+ 5.0 
t15.0 
-15.0 
TABLE G-1 
REGULATION 
(PERCENT) 
- +lo  
+ 5  - 
- + 5  
OUTPUT REQUIREMENTS 
LOAD CURRENT 
(ma 1 
3.15 
0.1 
0.1 
LOAD POWER 
(WATTS ) 
15.75 
1.5 
1.5 
When the vehicle clock pulse i s  no t  present, the c i r c u i t  operates as a simple 
Jensen Osci 11 a tor  a t  a frequency determined by the saturable  transformer (approxi - 
mately 7.8 KHz). 
When the vehicle clock pulse i s  present, the saturable  transformer base drilve 
signal i s  terminated prematurely i n  each half  cycle and the switching t r ans i s to r s  
are  made t o  switch a t  8.2 KHz. T h i s  i s  accomplished w i t h  a clock frequency of 
16.4 KHz where each clock pulse causes an internal  f l ip - f lop  a t  the converter t o  
change state. 
and Q2 where Q5 i s  on when outputs Q and 'ii- are  "1" and "0" respectively.  
t o  the switching transformer saturat ing and reversing polar i ty ,  a clock pulse 
causes the f l ip - f lop  t o  change s t a t e  resulting i n  momentary saturat ion of Ql and 
43, t u r n i n g  off Q5, and implementing the premature polar i ty  reversal of the sat- 
urable transformer. When the transformer polar i ty  i s  reversed, Q6 i s  turned on 
and the saturable transformer attempts t o  sa tura te  once again. 
former reaches sa tura t ion ,  the clock pulse changes the state of the f l ip - f lop  
once again, saturat ing Q2 and 44 and t u r n i n g  on Q5. 
peated on each clock pulse. 
The f l ip - f lop  ou tpu t s ,  Q and 'ii- a re  AC coupled t o  t r ans i s to r s  Ql 
Prior  
Before the trans- 
These half  cycles a re  re- 
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This sync-circuit acts only t o  turn off the on transistor (Q5 or  46) and i n i -  
t i  ates the reversed polar i ty  of the saturable transformer. The transformer 
polar i ty  then acts t o  turn on the other transistor. This delay, between one 
transistor being turned off before the other is  turned on, eliminates- the pos- 
s ibi l i ty  of current shoot-through which  occurs when b o t h  transistors are on 
s i m u l  taneous ly  . 
The sync-ci rcui t operates from negati ve going clock pulses . The pu,l se requi re- 
ment, as presently defined, is shown on Figure 6-3. The fa71 time indicated 
for the negative going pulse i s  t h a t  wh ich  would be required t o  cause the f l i p -  
f l o p  t o  change states. 
n f tf c . 5  sec t, unspecified P 
FIGURE 6-3. CLOCK PULSE REQUIREMENT AT 16.4 KILOHERTZ 
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4.1 Input Filters 
A f i l t e r  was designed and developed i n  order t o  control conducted emission, con- 
ducted suscepti b i  1 i ty , transient suscepti bi 1 i t y  , and rate of current changes 
(di/dt) on input power lines. The configuration features a unique application 
of a 0.5 millihenry transformer w i t h  i t s  primary in series with the unregulated 
power line. 
t h a t  couples a variable impedance t o  the primary t o  provide AC noise attenuation, 
b u t  dissipates no DC power. 
The transformer acts an an inductor and as an impedance transformer 
The f i l t e r  also includes one eighteen microfarad 
capacitor across the power lines. T h i s  inductor and capacitor ac t  as a low 
pass f i l t e r  for D C ,  and the capacitor acts like a noise sink for AC currents 
generated w i t h i n  the converter. 
4.2 Inverter 
The inverter i s  a basic Jensen oscillator w i t h  a transistor starting circuit. 
T1 i s  a switching transformer w i t h  a square permalloy 80 core. The design of 
T1 and the value of the resistor R9 determine the oscillating frequency. 
also acts t o  limit the current w i t h  T1 saturates. R5 and R6 limit the current 
t o  the bases of Q5 and Q6 respectively. 
R9 
The transistor 47 and the resistor R15 comprise the starting circuit  which pro- 
vides an in i t ia l  current pulse t o  the base of Q5 insuring t h a t  the converter 
will begin t o  oscillate. 
rectified o u t p u t  of the switching transformer, T 1 ,  and t h u s  i s  turned o f f .  
After oscillation has begun, 47 i s  back biased by a 
T2 i s  the power transformer which transforms the i n p u t  voltage t o  the desired 
o u t p u t  levels and also provides isolation between the input and o u t p u t  and be- 
tween outputs. A supermalloy cut core w i t h  an inherent a i r  gap i s  sued for T2 
because this type core does n o t  saturate and therefore does no t  produce large 
6-6 
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current spi kes when the swi tchi ng transistors are not  closely matched. 
4.3 Recti fyi ng and Fi 1 ter i  ng O u t p u t  
The outputs of the inverter are rectified and then passed through a passive LC 
f i l t e r .  The fi l tering smooths the commutation losses d u r i n g  the switching i n -  
tervals. and res t r ic ts  the ripple within the limits of the particular load re- 
quirement. 
4.4 Power Supply External Sync 
The power supply must be capable of accepting a sync signal from the vehicle 
clock t o  prevent beat frequencies between converters which could affect mag- 
netometer performance. 
5.0 BENCH TEST EQUIPMENT 
The Science Data Subsystem Converter breadboard was powered w i t h  a Sorensor 
Power Supply, Model MA 28-30. 
Hewlett-Packard Digital Voltmeter , Model 3460B. Transient voltages and currents 
were observed on a Tektronix Oscilloscope, Model 545B. 
lated w i t h  adjustable resistor banks. 
Steady-state voltages were monitored w i t h  a 
O u t p u t  loads were simu- 
6.0 TEST PROCEDURE 
Each of the load impedances (RAi + RLi) was adjusted t o  the appropriate resis- 
tance before being connected into the tes t  configuration of Figure 6-4. 
voltages were measured w i t h  a differential voltmeter and a l l  currents were de- 
termined by measuring the voltage across a l ohm precision resistor ( R A i ) .  The 
voltages and currents were measured between the pairs of t es t  points as indi- 
cated in Table 6-2. The input current ripple was measured w i t h  an AC current 
probe and the o u t p u t  voltage was measured w i t h  the oscilloscope AC coupled. 
All 
A 
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frequency counter was connected across TP5 and TP6 t o  measure the switching 
frequency. (TP5 and TP6 are connected t o  the primary of the power transformer.) 
TABLE 6-2 
MEASURED PARAMETERS 
PARAM ET ER 
Input Voltage 
I n p u t  Current 
O u t p u t  Voltage 
O u t p u t  Current 
Outpu t  Voltage Ripple 
DIFFERENTIAL VOLTMETER PROBES 
t 
The tes t  variables were i n p u t  voltages of 29.7, 30.0, and 30.3 VDC; and operating 
temperatures of -20°C, O"C, 25"C, 40°C, and 80°C. 
Two tes t  configurations were examined. 
(Motorola Type MBD 5500) on the five volt o u t p u t ,  in place of the normal UTR 
6420 rectifiers.  This was tested a t  room temperature only. 
UTR 6420 rect i f iers ,  the converter was placed i n  a thermally controlled environ- 
ment and each of the variables was varied systematically. During the tests a l l  
measured data were recorded in tabular form. For each combination of variables 
each of the parameters l isted in Table 6-2 were measured for both the free run-  
n i n g  and the clock driven modes of operation. 
One sample included hot  carrier diodes 
For testing with the 
6-8 
I TP 1 oc- 
I 
I 6 1 n+l% TP 4 - 
POWER 
SUPPLY I 
0-c- 
TP 2, 
I 
I 1 
TEMPERATURE CHAMBER 
I 
I 
DC/DC CONVERTER 
1 
/ 
a 
T I 
I 1 - 
CLOCK 
PULSE 
GENERATOR 
s2 -it 
TP 5 TP 6 
FREQUENCY MONITOR 
FIGURE 6-4. CONVERTER TEST CONFIGURATION 
I 
cn 
VI 
0 
1 J86-TOPS-650 
The ou tpu t s  were monitored d u r i n g  the transition from the free running t o  the 
clock driven mode and from the clock driven t o  the free running mode t o  deter- 
mine i f  any interruption of o u t p u t  power occurs. The converter was started i n  
the free runn ing  and clock driven states t o  demonstrate s ta r t ing  capability i n  
both modes of operati on. 
An oscilloscope reproduction of the input current was taken during turn on a t  
the five operati ng temperatures. 
7.0 TEST RESULTS 
Test d a t a  on voltage regulation and ripple i s  recorded on Table 6-3 and Table 
6-4, and this same voltage regulation da ta  i s  presented graphically on Figure 
G-5 through. 6-7. 
2.9%, compared w i t h  an allowable maximum of 5.0%. 
the entire range of testing varied from 78 percent t o  80 percent. 
with Motorola diodes i s  reproduced on Table 6-5. 
The largest percentage deviation from nominal voltage was 
Computed efficiencies for 
Test da ta  
The inrush current was measured with an oscilloscope. A picture of the current 
waveform a t  turn on was taken for temperatures of - 2 O o C ,  O'C, 25"C, 40°C and 
80°C. As shown in Figure G-8, the peak amplitude was about  4.5 amps and the 
maximum rate of change of current was about 46,000 amps/sec. The peak amplitude 
i s  about 580% of the steady-state current and i s ,  therefore, fa r  i n  excess o f  
the design goal of 125%. 
Performance characteri sti cs are summarized on Table G-6. 
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1.5W 
1.5W 
OUTPUT 
. +  5v 
+15V 
-1 5V 
- i- 5% 
- i- 5% 
TABLE 6-6 
PERFORMANCE CHARACTERISTICS 
I REGULATION 
POWER REQUIREMENTS 
15.75W 
ACTUAL I . 
1% 
. 1% 
+2.8% 
-0.0% 
+2.9% 
-0.0% 
Sync Frequency 8.192 KHt  
Free Running Frequency 7.35 KHz 
Efficiency 78-80% 
(88% efficiency with hot  carrier rect i f iers)  
Turn-on Transient 4.6 amps 
8.0 RECOMMENDATIONS 
The efficiency noted i n  the previous testing could be improved by changing the 
rectifiers on the five volt o u t p u t  from UTR 6420 t o  hot carrier diodes. The 
net effect of this change would be an increase of approximately 8 or 9 percent 
' in efficiency. 
I t  should be noted t h a t  these diodes are heavier, larger, and more difficult  
t o  mount  t h a n  are the UTR 6420's. Each of these considerations must be ex- 
amined from a system standpoint. 
Although the diodes themselves are heavier, the overall system weight need no t  
increase since less copper i s  required i n  the o u t p u t  transformer. 
the power savings for the small addition i n  weight i s  far  in excess of 1.7 watts 
Furthermore, 
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TABLE 6-3 
FREE RUNNING TEST DATA 
6-1 2 
1 J 8 6 - T O P S 6 5 0  
TABLE 6-4 
CLOCKD TEST DATA 
TABLE 6-5 
HOT CARRIAGE DIODE TEST DATA 
vocr OUTPUT 
-\ 5 . -  
I f 1  
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CLOCK DRIVEN 
. .  
- >.I.  ... I ” . .  . * . *._ i _  1.- .. . , . . 
FIGURE 6-5 REGULATION OF +15.0 VDC OUTPUT 
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-. . 1. 
- 1 . . ,  . . .  , . . ,  
FIGURE 6-6. REGULATION OF -15.0 VDC OUTPUT 
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CLOCK DRIVEN 
. .  . : .... 
FIGURE 6-7. REGULATION OF +5.0 VDC OUTPUT 
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-2OOC 
25'C 
- d i  'max - 4 * 5  amps - d t  = 46,000 amps/sec 
8OoC 
- d i  Imax - 4 - 5  amps = 46,000 amps/sec 
ooc 
',ax = 4 * 2  amps d t  = 46,000 amps/sec 
4OoC 
SCALES 
VERT - 1 amp/div 
FrGilRE 6-8. SCIENCE DATA SUBSYSTEM 
INRUSH CURRENT 
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per pound. 
Some investigation i s  required t o  determine i f  these diodes could be obtained 
in a less bulky package. The DO-21 case i s  designed t o  handle in excess of 30 
watts for T, = 2 5 O C .  
(3.15A) where the average power dissipation per diode i s  slightly i n  excess of 
0.6 watts. A different case configuration m i g h t  be more easily and more reliably 
mounted. 
In this application, the diodes are used a t  low current 
G-19 
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APPENDIX H TRACKING RECEIVER CONVERTER 
1.0 SCOPE 
This engineering breadboard test verif 
to  DC converter w i t h  i n p u t  voltage and 
In addition t o  t e s t  resu l t s ,  theory of 
br ief ly ,  tests are outlined, and oscil 
ed functional performance of a DC 
operating temperature as test  parameters. 
operation of c i rcui t ry  i s  described 
oscope waveforms of si gni f i cant 
parameters are  reproduced. A rudimentary block diagram of the basic 
converter is  shown on Figure H-1 , and an e lectr ical  schematic on Figure H-2, 
JPL Drawing Number 10035385. 
2.0 PURPOSE 
The purpose of converter breadboard testing was t o  demonstrate specification 
compliance and t o  characterize functional performance as a function of 
t e s t  variables. 
3.0 MECHANICAL CONFIGURATION 
The electronic c i rcu i t ry  of the Tracking Receiver Converter was mounted on a 
single c i r cu i t  board and instal led i n  an aluminum chassis. 
4.0 DESCRIPTION OF OPERATION 
The Tracking Receiver Converter pt-ovides four rect i f ied outputs as specified 
i n  Table H - 1 .  
l imits over variations i n  line (30 VDC - +1%) and temperature (OOC t o  4OoC), 
The ou tpu t s  are  required to  stay w i t h i n  the regulation 
and the system is required t o  withstand and recover from temperature extremes 
of - 2 O O C  and +80°C. In a d d i t i o n ,  the converter has the capabili ty of operating 
i n  e i ther  a free-running mode o r  i n  a clock driven mode. 
H-1 
30VDC rfil % I INPUT 
I 1 FILTER 
L I 
) + 6 V + 2 %  - 
POWER - - 6 V k 2 %  AND 
rRANSFORMER 1 
> +15 v 4 2 %  
FILTERS 1 
1 
FIGURE H-1 TRACKING RECEIVER CONVERTER BLOCK DIAGRAM 
-15 v - + 2% 
+ 5 v + 10% - 
TO F/F 
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~~ _____ 
t30 V 
0 LI .5mh 
-1 
P 4  
--O -15.0V t 2% 
(.I3 3 A) 
SG 
NOTF.5 : 
\) UNLESS OTHERW IS€ SP€C\F\€D 
(A) ALL b\QDES ARE UTX220 
(B) ALL RES\5TORS AE€ \N 
OHMS, 1/4 W , C59/0 
LI CORE' 55930 
PRlMARY 57 TURNS AWL '20 
SECONDARY 57 TURNS 4WG *2b 
L2d L3 CORE * 55051 
L4,l.5'&6 CDRE * 55020 
43 TURNS AWG *22 
32TURNS A W  *32 
TJ - CORE ## 50153 - I D  
N l  548 TURNS AWG*38 
N2 21 TURNS AWG*32 
N3 70 TURNS AWG*338 
NI - 187 TURNS AWG928  
N2- 38 TURNS AWG*38 
N3- 45 TURNS AWGk27 
N4- 105 TURNS 4WG*31 
FIGURE H-2. TRACKING RECEIVER CON- 
VERTER BREADBOARD SHCEMATIC 
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TABLE H-1 
OUTPUT REQUIREMENTS 
REGULATION ! LOAD CURRENT 
(ma 1 I 
OUTPUT VOLTAGE 
(VOLTS) 
I 
+6 
-6 
+15 
-1 5 
+2 
+2 
+2 
+2 
- 
- 
- 
- 
333 
333 
133 
133 
I I 
LOAD POWER 
(WATTS ) 
2.0 
2.0 
2.0 
2.0 
When the vehicle clock pulse is not  present, the c i r cu i t  operates as a 
simple Jensen Oscillator a t  a frequency determined by the saturable 
transformer (approximately 7.8 KHz) . 
When the vehicle clock pulse i s  present, the saturable transformer base 
drive signal i s  terminated prematurely i n  each half cycle and the switching 
transistors are made t o  switch a t  8.2 KHz. 
frequency of 16.4 KHz where each clock pulse causes an internal f l ip-f lop 
a t  the converter t o  change s ta te .  
coupled to  t ransis tors  Ql and 42 where Q5 i s  on when outputs  Q and 
"1 I' and "0" respectively. 
and reversing polarity,  a clock pulse causes the f l ip-f lop t o  change s t a t e  
resulting i n  momentary saturation of Ql and Q3, t u r n i n g  off Q5, and implementing 
the premature polarity reversal of the saturable transformer, When the 
transformer polarity is reversed, Q6 is  turned on and the saturable transformer 
THis is  accomplished w i t h  a clock 
The fl ip-flop ou tpu t s ,  Q and Q are AC 
are 
Prior t o  the switching transformer saturating 
H-4 
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attempts t o  saturate once again. 
the clock pulse changes the state of the flip-flop once again, saturating 
42 and Q4 and t u r n i n g  on Q5. 
pulse. 
Before the transformer reaches saturat ion 
These half cycles are repeated on each clock 
This sync-circuit acts only t o  turn off the on transistor (45 or Q6) and 
init iates the reversed polarity of the saturable transformer. 
polarity then acts t o  turn on the other transistor. 
transistor being turned off before the other i s  turned on eliminates the 
The transformer 
This delay between one 
possibility of current shoot through which occurs when both  transistors 
are on s.imul taneously. 
The sync-circuit operates from negative going clock pulses. 
requirements, as presently defined, i s  shown on Figure H-3. 
indicated for the negative going pulse i s  t h a t  which would be required t o  
cause the flip-flop t o  change states.  
The pulse 
The fa l l  time 
'i ed 
tf <.5p sec 
tr unspeci f ci  
td >lo0 nsec 
\ 
L- 
-3.5V Max. 
v 
+ I 
FIGURE H-3. CLOCK PULSE REQUIREMENT AT 16.4 KILOHERTZ 
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4.1 Input Filters 
A f i l t e r  was designed and developed i n  order t o  control conducted emission, 
conducted suscept ib i l i ty ,  t ransient  suscept ibi l i ty ,  and ra te  of current 
changes (di /dt)  on i n p u t  power l ines .  The configuration features a unique 
application of a 0.5 millihenry transformer w i t h  i t s  primary i n  ser ies  w i t h  
the unregulated power l ine.  The transformer acts as an inductor and as an 
impedance transformer tha t  couples a variable impedance to  the primary t o  
provide AC noise attenuation, b u t  d iss ipates  no DC power. 
includes one eighteen microfarad capacitor across the power 1 i nes. 
The f i l t e r  also 
T h i s  inductor 
and capacitor acts  as a low pass f i l t e r  fo r  D C ,  and the capacitor acts l ike  
a noise sink for  AC currents generated w i t h i n  the converter. 
4.2 Inverter 
The inverter is  a basic Jensen osc i l l a to r  w i t h  a t rans is tor  s ta r t ing  c i r cu i t .  
T1 is  a switching transformer w i t h  a square permalloy 80 core. The design of 
T1 and the value of the res i s tor  R9 determine the osci l la t ing frequency. 
also acts t o  l imit  the cdrrent w i t h  T1 saturates.  R5 and R6 l imit  the current 
t o  the bases of Q5 and Q6 respectively. 
R9 
The t rans is tor  47 and the r e s i s to r  R15 comprise the s ta r t ing  c i r cu i t  which 
provides an i n i t i a l  current pulse to  the base of 45 insur ing  t h a t  the con- 
verter will begin to  osc i l la te .  After osci l la t ion has begun, 47 i s  back 
biased by a rec t i f ied  o u t p u t  of the switching transformer, T 1 ,  and thus i s  
turned of f .  
H-6 
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T2 is  the power transformer which transforms the i n p u t  voltage t o  the 
desired o u t p u t  levels and also provides isolation between the i n p u t  and 
o u t p u t  and between outputs.  A supermalloy cut core w i t h  an inherent a i r  
gap i s  used for T2 because this type core does no t  saturate and therefore 
does no t  produce large current spikes when the switching t ransis tors  are 
not  closely matched. 
4.3 Rectifying and Filtering O u t p u t  
The outputs  of the inverter are rect i f ied and then passed through a passive 
LC f i l t e r .  The f i l t e r i n g  smooths the commutation losses d u r i n g  the switching 
intervals and r e s t r i c t s  the ripple w i t h i n  the limits of the particular load 
requi remen t . 
4.4 Power Supply External Sync 
The power supply must be capable of accepting a sync signal from the vehicle 
clock t o  prevent beat frequencies between conferters which could a f fec t  
magnetometer performance. 
5.0 BENCH TEST EQUIPMENT 
The Tracking Receiver Converter breadboard was powered w i t h  a Sorensor Power 
Supply, Model MA 28-30. 
Packard Digital Voltmeter Model 3460B. Transient voltages and currents 
were observed on a Tektronix Oscilloscope, Model 545B. 
simulated w i t h  adjustable res i s tor  banks. 
Steady-state voltages were monitored w i t h  a Hewlett- 
O u t p u t  loads were 
H-7 
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Parameter 
6.0 TEST PROCEDURE 
Each o f  the load impedances (RAi -t RLi) was adjusted t o  the appropriate 
resistance before being connected i n t o  the t e s t  conf igurat ion o f  Figure H-4. 
A l l  voltages were measured w i t h  a d i f f e r e n t i a l  voltmeter and a l l  currents 
were determined by measuring the voltage across a 1 ohm prec is ion r e s i s t o r  
D i f f e r e n t i a l  Vol tmeter Probes + - 
(Mi 1. The voltages and currents were measured between the p a i r s  o f  t e s t  
points as i nd i ca ted  i n  Table H-2. The inpu t  current  r i p p l e  was measured w i t h  
an AC current  probe and the output voltage r i p p l e  was measured w i t h '  the 
osci l loscope AC coupled. A frequency counter was connected across TP5 and 
Input  Voltage 
Input  Current 
Output Voltage 
Output Current 
Output Vol tage Ripple 
TP6 t o  measure the switching frequency. (TP5 & TP6 are connected t o  the primary 
TP1 TP2 
TP3 TP4 
TP(Ci 1 TP(W 
TP(Ai TP(Bi  1 
TP(Ci 1 TP(O) - 
o f  the power transformer). 
TABLE H-2 
MEASURED PARAMETERS 
The t e s t  var iables were i npu t  voltages o f  29.7, 30.0, and 30.3 VDC; and 
operating temperatures o f  -20°C , 0°C , 25°C , 40°C , and 80°C. 
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T P  1 I 
s1 
POWER 
SUPPL 
TP 21 
1 
TEMPERATURE CHAMBER 
R L 1  I I I 1  ' 
DC/DC CONVERTER 
- 
T P 5  T P 6  
FREQUENCY MONITOR 
FIGURE H-4 CONVERTER TEST CONFIGURATION 
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Only one test configuration was required. 
thermally control led environment and each of the variables was varied 
systematically. 
form. 
Table H-2 were measured f o r  both the f ree  r u n n i n g  and the clock driven modes 
of operation. 
The converter was placed i n  a 
During the tests a l l  measured data were recorded i n  tabular 
For each combination o f  variables each of the parameters l i s t ed  i n  
The outputs were monitored dur ing  the t ransi t ion from the f ree  r u n n i n g  t o  
the clock driven mode and from the clock driven t o  the f ree  running'mode t o  
determine i f  any interruption of output power occurs. The converter was 
s tar ted i n  the free r u n n i n g  and clock driven s t a t e s  t o  demonstrate s ta r t ing  
capabi 1 i ty. i n  both modes of operation. 
An oscilloscope reproduction of the i n p u t  current was taken d u r i n g  turn on 
a t  the f ive  operating temperatures. 
7.0 TEST RESULTS 
Test data on voltage regulation and r ipple  i s  recorded on Table H-3 and 
Table H-4, and this same voltage regulation data i s  presented graphically on 
Figure H-5 t h r u  H-8. 
voltage was 1.9%, compared w i t h  a maximum allowable 2.0%. 
for  the en t i r e  range of tes t ing varied from 82 per cent t o  84 per cent. 
The largest  percentage deviation from nominal o u t p u t  
Computed eff ic iencies  
The inrush current was measured w i t h  an oscilloscope. A picture of the current 
waveform a t  turn on was taken for temperatures of -2O"C, O"C, 25OC, 40°C and 
80°C. As shown i n  Figure H-9, the peak amplitude was about 4.6 amps and the 
maximum ra t e  of change of current was about  50,000 amps/sec. The peak amplitude 
H-10 
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is about  1 0 4 5 %  o f  the steady-state current and is ,  therefore, far  i n  excess 
OUTPUT 
+6V 
-6V 
+15V 
-15V 
o f  the design goal o f  125%.  
Performance characteristics are summarized on Table H-5. 
POWER 
2 w  
2 w  
2 w  
2 w  
TABLE H-5 
PERFORMANCE CHARACTERISTICS 
REGULATI 
REQUIREMENTS 
- 4.2% 
- +2% 
- +2% 
- +2% 
~ 
SYNC FREQUENCY 8.192 KHZ 
FREE RUNNING FREQUENCY 7.55 KHZ 
EFFICIENCY 82-84% 
TURN-ON TRANSIENT 4.6 AMPS 
N , , 1 RIPPLE 
ACTUAL 
I 
+1.6% 1 2% -1 .O% 
+1.2% 
-1.4% 
+1.5% 
- 1 . 8 %  
2% 
1% 
+1.5% 
-1.9% 
8.0 RECOMMENDATIONS 
None- Data Merely Submitted, 
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TABLE H-3 
FREE RUNNING TEST DATA 
-1 
c co cn 
I 
--I 
0 
W 
v, 
I m cn 
0 
I 
I 
w 
--1 
TABLE H-4 
CLOCKED TEST DATA 
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FIGURE H-5. REGULATION OF +6.0 VDC OUTPUT 
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. .  
FIGURE H-6. REGULATION OF -6.0 VDC OUTPUT 
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, 
FIGURE H-7 REGULATION OF t15.0 VDC OUTPUT 
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'CLOCK DRIVEN 
. . . . .  , . .  .. 
. 
. .. 
F I G U R E  H-8. REGl lLATION OF -15.0 VDC OUTPUT 
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-2OOC 
d i  I max = 4.2 amps = 48,400 amps/sec, 
0% 
- d i  Imax - 4 e 5  amps - d t  = 50,000 amps/sec 
25OC 
d i  Imax = 4.5 amps - = 46,000 amp/sec d t  
4OoC 
- d i  'ma, - 4 * 4  amps - d t  = 46,000 amps/sec 
80% 
- d i  - 4-6 amps - d t  = 46,000 amps/sec 
SCALES 
VERT - 1 amp/div 
HORIZ - 5 0 p  s/div.  
FIGURE H-9. TRACKING RECEIVER 
INRUSH CURRENT 
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APPENDIX I .  DC MAGNETOMETER CONVERTER 
1.0 SCOPE 
T h i s  engineering breadboard t e s t  verified functional performance of a DC 
t o  DC converter w i t h  i n p u t  voltage and operating temperature as t e s t  parameters. 
In addition t o  t e s t  r e su l t s ,  theory of operation o f  c i rcu i t ry  i s  described 
br ief ly ,  t e s t s  are outlined, and qscilloscope waveforms of s ignif icant  
parameters are reproduced. 
converter i s  shown on Figure 1-1, and an e lec t r ica l  schematic on Figure 1-2, 
JPL Drawing Number 10035387. 
A rudimentary block diagram of the basic 
2.0 PURPOSE 
The purpose of converter breadboard tes t ing was t o  demonstrate specification 
compliance and t o  characterize functional performance as a function of 
t e s t  variables. 
3.0 MECHANICAL CONFIGURATION 
The electronic c i rcui t ry  of the DC Magnetometer Converter was mounted on a 
single c i r cu i t  board and instal led i n  an aluminum chassis together w i t h  the 
Science Data Subsystem Converter. 
4.0 DESCRIPTION OF OPERATrON 
The DC Magnetometer Converter provides s i x  regulated o u t p u t s  as specified 
i n  Table 1-1. 
l imits over variations i n  l ine  (30 VDC - +1%) and temperature (0°C t o  40°C), 
and the system i s  required to  wi ths tand  and recover from temperature extremes 
of -20°C and +80°C. 
i n  e i ther  a free-running mode or i n  a clock driven mode. 
The outputs a re  required t o  stay w i t h i n  the regulation 
In addition, t h e  converter has the capabili ty of operating 
1-1 
FILTER 
1 
POST 
+24v - +O. 5% -'REGULATOR ' 
RECTIFIERS POST *+ 5v - +0.1% 
!EG!LA_TOR 
FIGURE 1-1. DC MAGNETOMETER CONVERTER BLOCK DIAGRAM 
r 7 - 
SYNC 
OSCILLATOR 
I SIGNAL CIRCUIT 
SYNC 
c( 
- 
1 t 
N 
4 
POWER AND 
- OUTPUT - POT-J--+- 5v - + 0.1%. 
TRANS FORMER REGULATOR 
FILTERS 
-+12v 5% 
-12v - + 5% 
- +5v + 10% 
TO F/F 
- 
U86-TOPS-650 
t30 V 
LI .5mh 
NOTES : 
I) UhILESS OT,kERW\SE SPEC\FI€D 
(A) ALL b\ODES ARE UTX220 
(E) ALL RES\STORS ARE \N 
OHMS , '14 W , *S% 
FIGURE 1-2. DC MAGNETOMETER CON- 
VERTER BREADBOARD SCHEMATIC 
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TABLE 1-1 
OUTPUT REQUIREMENTS 
OUTPUT VOLTAGE 
(VOLTS) 
+24.0 
+5.0 
+5.0 
-5.0 
1.12.0 
-12.0 
REGULATION 
(PERCENT) 
- +0.5 
- +5.0 
+0.1 
+0.1 
- 1.5.0 
3.5.0 
- 
- 
- 
LOAD CURRENT 
(ma 1 
_-.__I 
50 
5 
50 
50 
LOAD POWER 
(WATTS ) 
1.200 
.625 
.025 
,025 
.600 
.600 
__. - _  _"_ 
Men the vehicle clock pulse i s  not present, the c i r c u i t  operates as a 
simple Jensen Osc i l la tor  a t  a frequency determined by the saturable  
transformer (approximately 7.8 KHz). 
When the vehicle clock pulse i s  present, the saturable  transformer base 
drive signal is terminated prematurely i n  each half  cycle and the switching 
transistors are made t o  switch a t  8.2 KHz. This is accomplished w i t h  a clock 
frequency of 16.4 KHz where each clock pulse causes an internal  f l i p - f l o p  
a t  the converter t o  change state. The f l ip - f lop  ou tpu t s ,  Q and are  AC 
coupled t o  transistors Ql and 42 where Q5 i s  on when outputs Q and $ a r e  
"1 'I and "0" respectively.  Prior t o  the switching transformer sa tura t ing  
and reversing polar i ty ,  a clock pulse causes the f l ip-f lop t o  change s t a t e  
resul t ing i n  momentary saturation of Q1 and 43,  turning off 45, and implementing 
the premature polar i ty  reversal of the saturable transformer. When the 
transformer polar i ty  is reversed, Q6 is  turned on and the saturable  transformer 
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attempts t o  saturate  once-again. 
the clock pulse changes the s ta te  of the f l i p - f l o p  once again, saturating 
.Q2 and Q4 and t u r n i n g  on QS. 
pulse. 
Before the transformer reaches saturation 
These half cycles are repeated on each clock 
T h i s  sync-circuit acts  only t o  t u r n  off the on t ransis tor  (45 or Q6) and 
in i t i a t e s  the reversed polarity of the saturable transformer. The transformer 
polarity then acts t o  turn on the other transistor. 
t ransis tor  being turned off before the other is turned on eliminates the 
possibil i ty of current shoot through which  occurs when both t ransis tors  
T h i s  delay between one 
. are on simultaneously. 
The sync-circuit operates from negative going clock pulses. The pulse 
requirement, as presently defined, i s  shown on Figure 1-3. The f a l l  time 
indicated for  the negative going pulse is that  which would be required t o  
cause the f l ip-f lop t o  change s t a t e s .  
t 
-3 .5 V MAX. 
unspeci f i ed 
td >lo0 nsec 
FIGURE 1-3. CLOCK PULSE REQUIREMENT AT 16.4 KILOHERTZ 
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4.1 Ifiput Filters 
A f i l t e r  was designed and developed i n  order t o  control conducted emission, 
conducted suscept ibi l i ty ,  transient suscept ibi l i ty ,  and ra te  of current 
changes (di /dt)  on i n p u t  power l ines .  The configuration features a 
unique application of a 0.5 millihenry transformer w i t h  i ts primary i n  
ser ies  w i t h  the unregulated power l ine .  
inductor and as an impedance transformer tha t  couples a variable impedance 
t o  the primary t o  provide AC noise attenuation, b u t  dissipates no DC power. 
The transfgrmer acts  as an . 
The f i l t e r  also includes one eighteen microfarad capacitor across the power 
lines. 
the capacitor acts  l ike  a noise sink for AC currents generated w i t h i n  the 
T h i s  inductor and capacitor ac t  as a low pass f i l t e r  fo r  DC,  and 
converter. 
4.2 Inverter 
The inverter i s  a basic Jensen osc i l la tor  w i t h  a t ransis tor  starting c i rcu i t .  
T1 i s  a switching transformer w i t h  a square permalloy 80 core The design of 
T1 and the value of the res i s tor  R9 determine the osci l la t ing frequency. 
a l so  acts t o  limit the current w i t h  T1 saturakes. R5 and R6 imit the current 
t o  the bases of 45 and (16 respectively. 
R9 
The transistor Q7 and the resistor R32 comprise the s tar t ing c i r cu i t  which 
provides an i n i t i a l  current pulse t o  the base of Q5 i n su r ing  tha t  the con- 
verter will begin t o  osc i l la te .  
biased by a rect i f ied o u t p u t  of the sw tching transformer, T1 ,  and t h u s  i s  
After osci l la t ion has begun, Q7 is back 
turned o f f .  
1-6 
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T2 is  the power transformer which transforms the i n p u t  voltage to  the 
desired output levels and also provides isolation between the i n p u t  and 
output and between outputs. A supermalloy cut core w i t h  an inherent air 
gap i s  used fo r  T2 because this type core does not saturate  and therefore 
does not produce large current spikes when the switching t ransis tors  are 
not closely matched. 
4:3 Rectifying and Fi  1 tering O u t p u t  
The outputs  of the inverter are  rec t i f ied  and then passed.through a passive 
LC f i l t e r .  
intervals and r e s t r i c t s  the ripple w i t h i n  the limits of the par t icular  load 
requirement. 
The f i l t e r i n g  smooths the commutation losses d u r i n g  the switching 
4.4 Power Supply External Sync 
The power supply must be capable of accepting a sync signal from the vehicle 
clock to  prevent beat frequencies between converters which could a f fec t  
magnetometer performance. 
4.5 O u t p u t  Regulators 
Two types of dissipative regulators are provided; one w i t h  d iscrete  piece 
parts on the minus 24 volt  supply, and one w i t h  operational amplifiers on 
the plus and minus f ive  vol t  supplies. 
5.0 BENCH TEST EQUIPMENT 
The DC Magnetometer Converter breadboard was powered w i t h  a Sorensor Power 
Supply, Model MA 28-30. 
Packard Digital Voltmeter, Model 3460B. Transient voltages and currents 
Steady-state voltages were monitored w i t h  a Hew1 e t t -  
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were observed on a Tektronix Oscilloscope, Model 545B. Output  loads were 
simulated w i t h  adjustable resistor banks. 
6.0 TEST PROCEDURE 
Each of the load impedances (RAi t R L i )  was adjusted t o  the appropriate 
resistance before being connected i n t o  the tes t  configuration of Figure 1-4. 
All voltages were measured w i t h  a different ia l  voltmeter and a l l  currents 
were determined by measuring the voltage across a 1 ohm precision res i s tor  
(RAi). The voltages and currents were measured between the 'pairs  of t e s t  points 
as indicated i n  Table 1-2. The i n p u t  current ripple was measured w i t h  an AC 
.current probe and the o u t p u t  voltage ripple was measured w i t h  the oscil lo- 
scope AC coupled. A frequency counter was connected across TP5 and TP6 t o  
measure the switching frequency. (TP5 & TP6 are connected t o  the primary o f  
the power transformer). 
TABLE 1-2 
MEASURED PARAMETERS 
Parameter 
Input v o ~  tage 
Input Current 
Outpu t  Voltage 
O u t p u t  Current 
O u t p u t  Voltage Ripple 
Differenti a1 
TP1 
+ 
TP3 
'01 *meter Probes - 
The t e s t  variables were i n p u t  voltages of 29.7, 30.0, and 30.3 VDC; and 
operating temperatures o f  -2O"C, O"C, 25OC, 40°C, and 80°C. 
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SUPPLY 
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FIGURE 1-4 DC MAGNETOMETER CONVERTER TEST CONFIGURATION 
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Only one test configuration was required. 
thermally controlled environment and each of the variables was varied 
systematically. 
form. 
Table 1-2 were measured for  both the f ree  r u n n i n g  and the clock driven modes 
of opera t i on. 
The converter was placed i n  a 
During the t e s t s  a l l  measured data were recorded i n  tabular 
For each combination of variables each of the parameters l i s ted  i n  
The ou tpu t s  were monitored dur ing  the transit ion from the free running  t o  
the clock driven mode and from the clock driven t o  the free r u n n i n g  mode t o  
determine i f  any interruption of o u t p u t  power occurs. 
s tar ted i n  the f ree  runn ing  and clock driven s ta tes  t o  demonstrate s ta r t ing  
capabili ty i n  b o t h  modes of operation. 
The converter was 
An oscilloscope reproduction of the i n p u t  current was taken d u r i n g  turn on 
a t  the f ive  operating temperatures. 
1-1 0 
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7.0 TEST RESULTS 
. Test da ta  on vo l tage r e g u l a t i o n  and r i p p l e  i s  recorded on Table 1-3 and 
Table 1-'4, and t h i s  same vo l tage r e g u l a t i o n  data i s  presented g r a p h i s a l l y  
on F igure 1-5 t h r u  1-9. Computed e f f i c i e n c i e s  f o r  thee e n t i r e  range o f  
t e s t i n g  va r ied  f rom 67.99 per  cent  t o  69.69 pe r  cent. 
.The in rush  cu r ren t  was measured w i t h  an osc i l loscope.  A p i c t u r e  o f  the  
cu r ren t  waveform a t  t u r n  on was taken f o r  temperatures o f  -2O"C, O"C, 
25"C, 40°C and 80°C. As shown on F igure 1-10, t he  peak amplitude was 
about 4.6 amps and the  maximum r a t e  o f  change o f  cu r ren t  was about 
50,000 amps/sec. t h e  peak amp1 i tude i s  about 3060% o f .  t he  s teady-state 
cu r ren t  and i s ,  there fore ,  f a r  i n  excess o f  t h e  design goal of 125%. 
Performance c h a r a c t e r i s t i c s  are summarized on Table 1-5. 
1 
j OUTPUT 
t---- 1 +24V 
i +5v 
1 
j +5v 
j -5v 
i 
I 
1 +12v 
POWER 
1.2w 
.625 W 
.25 W 
.25 W 
.60 W 
.60 W 
SYNC FREQUENCY 
FREE RUNNING 
REGULATION 
REQUIREMENTS 
- +O. 5% 
- +5% 
- +0.1% 
- +0.1% 
- +5% 
- +5% 
8.192 KHZ 
7.45 
I 
ACTUAL 
+o. 2% 
-0.3% 
+3.5% 
-0.5% 
+o .02% 
-0.08% 
+O .08% 
-0.10% 
+3.0% 
+O. 3% 
+3.2% 
+O. 5% 
RIPPLE 
2 MV 
2% 
1 MV 
1 MV 
1% 
1% 
EFFICIENCY 68-70% 
TURN-ON TRANSIENT 4.6 AMPS 
TABLE 1-5 PERFORMANCE CHARACTERISTICS 
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FIGURE 1-5. REGULATION OF +24.0 VDC OUTPUT 
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FIGURE 1-6. REGULATION OF 6 . 0  VDC OUTPUT 
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FIGURE 1-7. REGULATION OF 4-12.0 VDC OUTPUT 
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FIGURE 1-8 REGULATION OF -12.0 VDC OUTPUT 
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FIGURE '1-9. REGULATION OF FINE - +5,0 yDC OUTPUT 
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-2Q*C 
di Imax = 3.8 amps aF = 46,000 amp/sec 
0% 
= 4.0 amps dt i = 46,000 amps/sec Imax 
25OC 
I,,, = 4.2 amps a-c di = 46,000 amps/sec 
40% 
ImaX = 4.5 amps di = 50,000 amps/sec 
VERT - 1 amp/div 
HORIZ - 50 s/div /u 
FXGURE r-io DC MAGNETOMETER 
INRUSH CURRENT 
88'C 
d i  = 4.6 amps = 50,000 amps/sec. L a x  
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8.0 RECOMMENDATIONS 
The efficiency noted i n  the previous testing could be improved by changing 
the transformer core material from silectron t o  supermalloy. Furthermore, 
the series voltage drop across the plus and minus  five volt supplies could be 
reduced, as indicated by test  data  under separate testing. 
of these changes would be an increase of approximately four percentage 
points. 
The net effect 
1-20 
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APPENDIX 5 .  POWER SOURCE AND LOGIC 
1.0 SCOPE 
This engineering breadboard t e s t  demonstrated t h  t the Low Voltage C u t  Off 
Circuit performed according t o  i t s  specification, and the t e s t  program 
provided a calibration curve for one type of current sensor. In  addition 
to  t e s t  r e su l t s ,  theory of operation of the c i rcu i t ry  i s  described br ief ly ,  
t e s t s  are outlined, and tabular and graphical t e s t  resu l t s  are reproduced. 
A rudimentary block diagram of the basic assembly i s  shown on Figure J-1. 
2.0 PURPOSE 
The Power Source and Logic Assembly accepts power from four Radioisotope 
Thermoelectric Generators or from an auxiliary power u n i t ,  i solates  a 
faulted source from the main bus,  provides signal conditioning for  
telemetry of currents , vol tages , and temperature and disconnects non- 
c r i t i ca l  1 oads a t  system under vol tage. The purpose of assembly bread- 
board tes t ing was t o  demonstrate functional performance of the Low Voltage 
C u t  Off t o  switch o f f  a c lass  of non-critical loads when there is  a 
s ignif icant  decrease of bus voltage. 
energy t o  detect  tha t  an out-of-specification voltage ex i s t s ,  w a i t  a pre- 
This c i r cu i t  must s tore  suff ic ient  
determined 1 ength of ti  me a t  the undervol tage condition, and i n i t i a t e  
relay action to  open a non-critical bus. 
curve t o  re la te  telemetry voltage t o  the level of DC current flowing on the 
main bus. 
T h i s  tes t ing provided a calibration 
J-1 
CENTRAL 
CLOCK CLOCK FREE CURRENT 
I N P U T  RUNN I NG ElgC I TER ’ SENSOR 
CLOCK 
M A I N  
TELEMETRY 
OUTPUT 
l-=---l 
A - 
FLOAT1 N6 
OUTPUTS S I GNAL 
C O N D I T I O N I N G  
ENERGY 
STORAGE T -
I - 
VOLTAGE T I M E  RELAY 
MONITOR DELAY D R I V E R  
F IGURE 4-1 POWER SOURCE AND LOGIC BREADBOARD BLOCK DIAGRAM 
__I) TO LOADS 
RELAY 
COMMAND 
SUBSYSTEM COMMAND RELAY LOW VOLTAGE o---------- I N P U T  RESET CUT OUT 
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3.0 MECHANICAL CONFIGURATION 
T h i s  assembly is  mounted on one c i r cu i t  board measuring approximately 
4 inches by 15 inches, and i s  mounted as one part  of the Power Condit ioning 
Equipment breadboard furnished under this contract. A schematic diagram 
of the Power Source and Logic Breadboard, JPL Drawing 10035391, i s  reproduced 
as Figure 5-2. 
4.0 DESCRIPTION OF OPERATION 
The Power Source and Logic Assembly consists o f  Radioisotope Thermo- 
e lec t r ic  Generator isolation diodes, signal conditioning circui t ry  for 
temperature sensors, a low voltage detection and load trip c i r cu i t ,  and 
signal conditioning c i rcu i t s  for power s ta tus  monitors. 
assembly were breadboarded; bus current telemetry, and the undervol tage 
trip ci  rcui t . 
Two parts of this 
The current transducer c i rcui t ry  u t i l i zes  an exciter consisting of a 
Jensen osc i l la tor  for DC t o  AC inversion t o  provide twelve isolated outputs 
as shown on the block diagram of Figure J-1. 
accepting a vehicle clock signal a t  4096 Hertz t o  operate a t  2048 Hertz, or 
t o  free r u n  a t  approximately 1940 Hertz. 
exciter powers a direct  current measuring reactor. 
current transformer is  rect i f ied and converted resis t ively i n t o  a telemetry 
voltage t h a t  is proportional t o  the d i rec t  current measured, and 0 t o  5 
vol t s  corresponds t o  0 t o  10 amperes. 
The exciter i s  capable of 
One of the floating outputs of the 
The o u t p u t  of this 
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FIGURE J-2. POWER SOURCE AND LOGIC 
BREADBOARD SCHEMATIC 
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The protective c i rcu i t ry  i s  used t o  disconnect one class  of non-essential 
loads when the main bus voltage drops below 27 volts.  This i s  accomplished 
by sampling the main bus voltage, comparing i t  w i t h  a reference, and pro- 
v i d i n g  an e r ror  signal i f  the bus i s  low. The er ror  signal i s  passed t h r u  
a time delay c i r c u i t  t o  insure tha t  the loads are not disconnected due to  
t ransient  voltages on the main b u s ,  and the error  signal i s  then used t o  
operate a relay driver and a latching relay.’ Energy storage i n  a 60 micro- 
farad capacitor provides the power required by this c i rcu i t ry  d u r i n g  the 
interval from bus droop t o  relay operation. 
i s  reset  by a -5 vol t  command signal w i t h  a 50 millisecond duration. 
The undervoltage trip c i r cu i t  
J -5 
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5.0 BENCH TEST EQUIPMENT 
The Power Source and Logic Assembly was operated from a Sorenson Power 
Supply, Model MA 28-30, w i t h  a variable res i s tor  t o  adjust the simulated 
main bus current. A Weston Portable Standard Ammeter, Model 931 , was 
used w i t h  a f ive  milliohm s h u n t ;  and t h i s  current was compared w i t h  the 
telemetry voltage measured w i t h  a Hewlett-Packard Digital Voltmeter , 
Model 34608. 
determinations. 
The d i g i t a l  voltmeter was also used for  a l l  bus voltage 
6.0 TEST PROCEDURE 
The Low Voitage C u t  O u t  was s e t  t o  t r i p  a t  a bus voltage of 27.0 VDC by 
a d j u s t i n g  the se lec t  by t e s t  resistor a t  one i n p u t  t o  the operational 
amplifier. The breadboard was then placed i n  a temperature chamber while 
tha t  chamber was maintained a t  room ambient, and the trip p o i n t  operation 
was verified.  
t o  -20°C and maintained a t  t h a t  temperature for  two hours. A t  the con- 
cl usi on of the s t a b i  1 i z a t i  on period , the main bus vol tage was gradual l y  
lowkred from 30.0 VDC unti l  the trip c i r cu i t  operated. 
trip was recorded, and the chamber ambient was adjusted t o  the new 
temperature, and the test repeated. T h i s  was accomplished for  temperatures 
of -20, 0 ,  25, 40, and 80 degrees centigrade. 
The ambient temperature w i t h i n  the chamber was then lowered 
The voltage a t  
The current monitor was tested by placing the o u t p u t  wire from the power supply 
t h r u  the current measuring reactor. The load resistance was then adjusted 
t h r u  successive values t o  permit current measurements t o  be made for  a 
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Temperature 
-20°C 
0°C 
25°C 
40°C 
80°C 
range from 0 t o  10 amperes, and the corresponding telemetry voltage 
indications t o  be recorded. 
T r i p  Point 
27.027 
27.014 
27.000 
26. q94 
26.977 
7.0 TEST RESULTS 
The low voltage trip p o i n t  was s e t  such tha t  the error  signal was gknerated 
a t  precisely 27.0 VDC. The breadboard was allowed t o  s tab i l ize  a t  several 
Bus Amperes 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
operating temperatures, and a t  each temperature the trip p o i n t  was determined 
and recorded. Test data is  reproduced i n  Table J-1. 
-- 
Telemetry Voltage 
0.105 
0.280 
0.750 
1.30 
1.90 
2.50 
3.03 
3.58 
4.11 
4.63 
5.14 
TABLE J-1 
TRIP POINT TEMPERATURE DEPENDENCE 
The o u t p u t  current 
the resistive load 
telemetry vol tages 
data i s  reproduced 
~~ 
of the power supply was fed thru the current monitor, 
was adjusted, and current readings and corresponding 
were recorded fo r  a range of operating currents. Test 
i n  Table 5-2, and presented graphically on Figure 5-3. 
TABLE 5-2 
TELEMETRY CURRENT CALI BRAT I ON DATA 
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8.0 RECOMMENDATIONS 
The p r i n c i p a l  funct ion o f  the Low Voltage Cut O f f  c i r c u i t r y  i s  t o  provide 
a f u n c t i o n a l l y  redundant , simple, and autonomous method o f  removing one 
class o f  n o n - c r i t i c a l  loads i n  the event t h a t  the normal CCS function was 
f o r  some reason incapable of removing one o f  these loads a f t e r  i t  had 
fau l ted.  I n  order t o  prevent inadvertent loss o f  these non-c r i t i ca l  loads 
should the Low Voltage Cut O f f  f a i l ,  i t  i s  recommended t h a t  the power 
system be implemented w i t h  a by-pass r e l a y  whose contacts are i n  p a r a l l e l  
w i t h  the undervoltage t r i p  r e l a y  contacts, and whose s e t  c o i l  i s  operated 
by the F l i g h t  Comnand System. 
the undervol tage t r i p  by ground comnand, wi thout  in t roducing s i g n i f i c a n t  
on-board complexity. A block diagram o f  t h i s  implementation i s  shown on 
Figure 5-4. 
THis would permit  de l iberate overr ide o f  
c. 
I 
A 
0 
i 
I 
OI 
VI 
0 
FIGURE 5-4. LOW VOLTAGE CUT OFF IMPLEMENTATION BLOCK DIAGRAM 
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APPENDIX K. ELECTRICAL POWER SUBSYSTEM 
1.0 SCOPE 
This engineering breadboard test verified component compatibility by exercising 
the power subsystem, and demonstrated t o t a l  system operation i n  a normal mode. 
The tes t ing a l so  exposed the quantity of t ransient  coupling when the subsystem 
was operated i n  a power limited mode. 
of operation of c i rcu i t ry  i s  described br ie f ly ,  t e s t s  are outlined, and 
oscilloscope waveforms of s ignif icant  parameters are reproduced. 
block diagram of the basic subsystem i s  shown on Figure K - 1 .  
In addition to  t e s t  resu l t s ,  theory 
A rudimentary 
2.0 PURPOSE 
The purpose of subsystem breadboard tes t ing was to  demonstrate functional 
performance, t o  show compatibility between equipment, t o  investigate the degree 
of turn-on t ransient  isolat ion,  to  determine the effects  of f au l t s ,  and t o  
assess cause and ef fec t  of fa i lure  modes. 
passive inductive and capacitive elements w i t h i n  normal e lectr ical  c i r cu i t  
Energy storage was limited t o  
breadboards. 
3.0 MECHANICAL CONFIGURATION 
The main breadboard package consisted of two Bud Company Model AC-420 
aluminum chassis,  hinged together, each w i t h  three Vector boards of electronic 
c i rcu i t ry ;  and a po r t ion  of the s h u n t  regulator heat sinks,  emitter r e s i s to r s ,  
t ransis tors  , dissipat ive resistors, and the harness interface w i t h  the e lectr ical  
system or t e s t  equipment. An envelope drawing of this package i s  shown as 
Figure K-2.3 and two photographic reproductions as Figure K-3 and Figure K-4. 
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This mai n breadboard package houses the fol 1 owi ng el ectri cal ci rcui t s  : 
S h u n t  Regulator Assembly (JPL Drawing 10035388) 
S o l i d  State  Switch (JPL Drawing 10035390) 
Relay Switch (JPL Drawing 10035389) 
Gyro Inverter Assembly (JPL Drawing 10035384) 
Wheel Inverter Assembly (JPL Drawing 10035383) 
Power Source and Logic Assembly (JPL Drawing 10035392 ) .  
A separate package contains the TWT Converter c i rcu i t ry  (JPL Drawing 10035391 ) .  
T h i s  package also consists of two aluminum chassis hinged together, with stand-off 
terminals provided internal ly  fo r  access t o  e lec t r ica l  connections. The total  
breadboard is shown i n  Figure K-5, and a close-up i n  Figure K-6. 
Two additional single chassis a re  provjded, one containing the Tracking 
Receiver Converter, JPL Drawing 10035385), and the second housing the Science 
Data Subsystem Converter (JPL Drawing 10035386), and 
Converter (JPL Drawing 10035387). These breadboards 
4.0 DESCRIPTION OF OPERATION 
4.1 The S h u n t  Regulator i s  designed t o  cause essent 
the DC Magnetometer 
are  shown on Figure K-7. 
a1 ly constant current 
t o  be drawn from the Radioisotope Thermoelectric Generator so as to  maintain 
constant temperature and provide maximum Pel t ie r  cooling without decreasing 
the instantaneously available power. 
t o  nine amperes as the load is varied from twelve t o  three amperes, and 
maintains the bus voltage a t  30 volts DC plus or minus one percent. 
S h u n t  Regulator is  quad redundant, and can sustain an open or short  i n  any 
one piece par t  without affecting the i n p u t  or output conditions. 
The S h u n t  Regulator draws from zero 
The 
FIGURE K-5 TWT CONVERTER BREADBOARD 
-_I- ._ 
FIGURE K-6 TWT CONVERTER BREADBOARD (CLOSE-UP) 
F I G U R E  K-7 DC TO DC CONVERTER BREADBOARDS 
1J86-TOPS-650 
4.2 The Solid State  Switch is  designed t o  provide load turn-on and turn-off 
capabili ty on comnand from e i ther  of two signal sources. 
Solid State  Switch has an adjustable ramp control t o  limit r a t e  of change of 
current, and an automatic cutoff fo r  a current overload. The overcurrent trip 
point is adjustable, and is provided w i t h  a time delay t o  prevent nuisance 
trips on aoad transients.  The Solid S t a t e  Switch is redundant i n  the make, 
break, and command functions; and has the ab i l i t y  t o  prevent low impedance loads 
f r om causing sustained f a u l t  currents on the Radioisotope Thermoelectric Generator, 
In addition, the 
4 . 3  The Relay Switch i s  designed to  provide load turn-on and turn-off 
capabili ty on comnand from either of two signal sources. 
Relay Switch has an automatic cutoff f o r  a current overload. The overcurrent 
trip p o i n t  is adjustable, and is  provided w i t h  a time delay to  prevent nuisance 
trips on load t ransients .  
and command functions; b u t  cannot provide ramp capability. 
i s  limited i n  f a u l t  clearing capacity by the ab i l i t y  of the relay contacts 
t o  break h i g h  current. 
In addition, the 
The Relay Switch is riedundant i n  the make, break, 
The Reqay Switch 
4.4 The Gyro Inverter is  designed to  provide two phase, square wave 
voltage a t  26 volts p l u s  o r  minus f ive  per cent, w i t h  a ninety degree phase 
displacement. T i m i n g  a t  1600 Hertz i s  provided by an internal osc i l la tor  
driven from the vehicle clock, w i t h  a back-up capabili ty to  free-run i f  the 
vehicle clock i s  disabled. The inverter delivers six watts per phase, and 
can be turned on or off by a four volt  pulse on the respective signal l ine.  
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4.5 The Wheel Inverter i s  designed t o  provide two phase, square wave 
voltage a t  26 vol t s  p lus  or minus fiwe per cent,  w i t h  a ninety degree phase 
displacement. T i m h g  a t  400 Hertz is provided by an internal osc i l la tor  
driven from the vehicle clock, w i t h  a back-up capabili ty t o  free-run i f  the 
vehicle clock is  disabled. 
w i t h  a power factor  t h a t  is  adjustable from 1 .O t o  0.5 lagging and can be 
turned on or  off by the application or removal of a four volt  pulse. An 
additional signal l ine  i s  provided t o  permit phase reversal by command. 
The inverter delivers six watts per phase 
4.6 
bus  current telemetry, and undervoltage cut  off . 
Jensen DC t o  AC osc i l la tor  t o  provide multiple f loat ing outputs. 
ou tputs  powers a d i rec t  current measuring reactor. 
transformer i s  rec t i f ied  and converted res i s t ive ly  into a telemetry voltage 
that  is proportional t o  the d i rec t  current measured. The second section is  
used t o  disconnect one class  of non-essential loads when the main bus 
voltage drops below 27 volts.  
voltage, comparing i t  w i t h  a reference, and providing an e r ror  signal i f  the 
bus i s  low. 
loads are  not disconnected due t o  t ransient  voltages on the main b u s ,  and 
then i s  used t o  operate a relay driver and a latching relay. Capacitive 
energy storage provides the power required fo r  this c i rcu i t ry  d u r i n g  the 
interval from bus droop to  relay operation. 
The Power Source and Logic Assembly consists of two separate sections; 
One section u t i l i ze s  a 
One of these 
The output of this current 
This is accomplished by sampling the bus  
The e r ror  signal is passed t h r u  a time delay t o  insure that  the 
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4.7 The TWT Converter consists of two converters and some logic  c i rcu i t s .  
A t  i n i t i a l  power turn-on, the logic is energized and one converter supplies 
heater power for  tube warm-up. This s ta r t ing  current t o  the cold heater i s  
limited by a h i g h  reactance transformer. One .logic c i r cu i t  provides 
under vol tage or overvol tage protection by i n h i  b i  t i  ng operati on of ei  ther 
31 volts DC. 
50 seconds 
converter i f  the i n p u t  voltage is outside a voltage band from 29 t o  
A second logic circuit  provides a time delay adjustable from 90 t o  
t o  allow the t u b e  t o  warm up  before h i g h  vhltages are -applied. The 
voltage converter provides three ou tpu t s  t h a t  are recbified,  f i l t e r  
h i g h  
d ,  and 
post regulated t o  supply the helix, collector,  and anode. The to ta l  o u t p u t  
power capabi 1 i t y  of this converter is approximately one hundred watts. 
4.8 
voltages which are rec t i f ied  and f i l t e r ed .  The converter has the capabili ty 
of f ree  r u n n i n g  from timtng provided by a saturable transformer i n  a Jensen 
osc i l la tor ,  o r  of being driven from the vehicle clock. The total  output 
power capabi 1 i ty of thes converter is approximately eight watts. 
The Tracking Receiver Converter i s  designed t o  provide four secondary 
4.9 
secondary voltages which are rect i f ied and f i l t e red .  
capabili ty of f ree  running from t i m i n g  provided by a saturable transformer 
i n  a Jensen osc i l la tor ,  or of being driven from the vehicle clock. 
o u t p u t  power capabi 1 i ty  of this converter i s  approximately twenty watts. 
The Science Data Subsystem Converter is  designed t o  provide three 
The converter has the 
The total  
4.10 The DC Magnetometer Converter i s  designed w i t h  a ser ies  dissipative 
pre-regulator and a converter whtch provides seven secondary vol tages which 
are rec t i f ied  and f i l t e r ed .  Two of these outputs  are additionally ser ies  
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dissipative post-regulated t o  meet specified tolerances. The converter has 
the capabili ty of f ree  runn ing  from t i m i n g  provided by a saturable transformer 
i n  a Jensen Oscillator,  o r  of being driven from the vehicle clock. The 
total  o u t p u t  power capability of this converter is approximately 2.5 watts. 
4.11 
bus,  w i t h  the So l id  State Switch and the Relay Switch i n  ser ies  w i t h  the 
Tracking Receiver Converter and the DC Magnetometer Converter respectively. 
Additional adjustable res i s t ive  loads were provided on the Low Voltage C u t  
Off bus  and on the main bus  t o  permit operating the S h u n t  Regulator over 
i t s  fu l l  range. Figure Kqshows the de ta i l s  of the t e s t  configuration. 
All of the c i rcu i t s  are designed t o  operate from the s h u n t  regulated 
5.0 BENCH TEST EQUIPMENT 
The Radi oi sotope Thermoel ec t r i  c Generator was simul ated by two th i r ty  vol t 
Sorenson power supplies, Model MA 28-30, connected i n  se r ies ,  w i t h  an in-line 
output res i s tor  of 2.5 ohms t o  provide the desired volt-ampere characterist ic 
shown on Figure K-9. Steady s t a t e  voltages were monitored w i t h  Hewlett- 
Packard d i g i t a l  voltmeters, model 3460B; and currents were measured w i t h  a 
Weston Portable Standard Ammeter, Model 931, w i t h  a five milliohm s h u n t .  
Transient voltages were observed on a Tektronix Oscilloscope, Model 5458; 
and the same instrument was used w i t h  a current probe t o  measure and record 
transient currents. 
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6.0 TEST PROCEDURE 
Unless otherwise specified, a l l  loads indicated on Figure K-8 were adjusted t o  
the values specffied for each component and the shunt  regulator maintained 
the bus a t  30 volts DC plus or minus one percent. The matrix of Table K-1 
shows the position of each switch as  open (0) ,  o r  closed ( C )  for each step 
i n  the t e s t  sequence. Additionally, an indication of monitored ( M )  i n  the 
test poin t  columns indicates t h a t  the point was observed during the switch 
transition from the previous step. 
6.1 Minimum Load 
The bus current was adjusted t o  three amperes by R2 w i t h  a l l  equipment switches 
i n  the open pos i t i on .  Each load  i n  sequence was supplied w i t h  a vehicle 
clock signal, and then turned on and off w i t h  the full  permissible minimum 
load condi t ions shown in the matrix, and the indicated t e s t  points were 
monitored for sequence steps 1 t h r u  34. 
approximately 30 millivolts for a l l  steps except steps 9 t h r u  14. 
K-lOis a reproduction of steady-state main bus voltage ripple, Figure K-11 i s  
the voltage deviation caused by the TWT Converter inf t ia l  turn-on transient, 
Figure K-12 i s  the voltage transient a t  the end of the time delay i n  the TWT 
Converter, Figure K-13 i s  the current overshoot a t  the input o f  the Tracking 
Receiver Converter, and Figure K-14 i s  the current overshoot a t  the input 
of the DC Magnetometer Converter. 
The maximum voltage transient was 
Figure 
6.2 Maximum Load 
The auxiliary load switch t o  R2 was opened and a l l  equipment switches were p u t  
i n  the closed position. Each load was supplied with a vehicle clock signal. 
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500 Microseconds 
HORIZONTAL: Centimeter 
1 .O Millivolt 
VERTICAL : Centimeter 
FIGURE K-10 MAIN BUS RIPPLE AT MINIMUM LOAD 
FIGURE K-11 TWT CONVERTER 
200 Microseconds 
HORIZONTAL : Centimeter 
208 Millivolts 
VERTICAL : Centimeter 
INITIAL VOLTAGE TRANSIENT 
10 Milliseconds 
HORIZONTAL: Centimeter 
200 Millivolts 
VERTICAL : Cent i meter 
FIGURE K-12 TWT CONVERTER DELAYED VOLTAGE TRANSIENT 
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100 Microseconds 
HORIZONTAL : Centimeter 
Two Amperes 
VERT1 CAL : Cent i meter 
FIGURE K-13 TRACKING RECEIVER INRUSH CURRENT 
100 Microseconds 
HORIZONTAL: Centimeter 
Two Amperes 
VERTICAL : Centimeter 
FIGURE K-14 MAGNETOMETER INRUSH CURRENT 
500 Microseconds 
Centimeter HO R I ZO NTAL : 
2.0 Mil l ivol ts  
VERTICAL : Centimeter 
FIGURE K-15 MAIN BUS RIPPLE AT MAXIMUM LOAD 
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W i t h  a l l  load switches closed, the i n p u t  power t o  each component was interrupted, 
and the appropriate t e s t  points monitored as shown on the matrix of Table 
K-1 fo r  sequence steps 35 t h r u  41. There was no s ignif icant  change i n  the 
monitored test  points,  and the steady-state main bus voltage r ipple  was as 
shown on Figure K-10. 
I t  was noted that  the Sc ence Data Subsystem Converter fa i led to  s t a r t  when 
i t  was hard-wired to  the main bus, and the shunt regulator f i l t e r  capacitor 
was ramped due to  the Ra ioisotope Thermoelectric Generator simulated 
resistance. 
to  allow the capacitive coupled s t a r t i ng  c i r cu i t  t o  function properly. 
This demonstrated t h a t  the s h u n t  regulated bus ramped too  slowly 
When 
the regulated bus voltage was interrupted and reapplied, the converter 
started without d i f f icu l ty .  
6.3 Clock and Command Signals 
W i t h  a l l  equipment and load switches i n  the closed position, the clock and 
command signals wereQokrated i n t o  each equipment i n  sequence, and the 
appropriate t e s t  po in ts  were monitored as shown on the matrix of Table K-1 
fo r  sequence steps 42 t h r u  47. 
due to  application or removal of the external clock source to  any component. 
There was no change a t  any monitored t e s t  p o i n t  
However, i n  a separate t e s t ,  the TWT converter was s tar ted w i t h  internal clock 
only. 
delayed s ta r t ing  t ransient .  
external clock was 600 microseconds, and consisted o f  a single under-and-over- 
voltage t ransient ,  as shown on Figure K-11. 
Figure K-16 shows osci l la t ions on the main bus due to  fluctuations i n  the 
The i n i t i a l  turn-on t ransient  recovery time w i t h  
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10 Mi 1 1 i seconds 
HORIZONTAL: Centimeter 
10 Millivolts 
VERTICAL: Centimeter 
FIGURE K-16 DELAYED TWT FREE RUNNING STARTING TRANSIENT 
10 Mi 11 i seconds 
HORIZONTAL: Centimeter 
4.0 Amperes 
VERTICAL: Centimeter 
FIGURE K-17 DELAYED TWT CLOCKED STARTING TRANSIENT 
10 Mi 11 i seconds 
HORIZONTAL: Centimeter 
4.0 Amperes 
Cent i meter VERT I CAL : 
FIGURE K-18 DELAYED TWT FREE RUNNING STARTING TRANSIENT 
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A t  t h i s  time, the heater supply i s  loaded, b u t  the main h i g h  voltage converter 
i s  delayed until  the tube has had time to  warm up. 
converter has to  s t a r t  up  and charge the o u t p u t  f i l t e r  capacitors. 
transient in te rva l ,  an auxiliary osc i l la tor  drives the switching t ransis tors  
w i t h  a higher than normal base drive. 
i s  as shown on Figure K-16 w i t h  the converter f ree  r u n n i n g ,  and on Figure K-12 
w i t h  vehicle clock. 
m i  11 iseconds. 
After the delay, the main 
During t h i s  
The voltage t ransient  d u r i n g  this interval 
The voltage t ransient  osci l la t ions pers i s t  fo r  about for ty  
To determine the cause of this in s t ab i l i t y ,  the delayed inrush current was 
monitored under the two conditions, and these current waveforms are  shown for  
the vehicle clock condition i n  Figure K-17, and fo r  the free-running condition 
i n  Figure K-18. 
6.4 Power Limited Mode 
W i t h  S2 i n  the closed position and w i t h  a l l  load switches closed, R2 was 
adjusted until  only one ampere of current was flowing into the S h u n t  Regulator 
Assembly, as shown i n  Table K-1, step 48. 
current a t  component turn-on exceeds the bus capabili ty,  and the main bus i s  
pulled o u t  of regulation. 
Test Point 5 
Under this condition, the surge 
Figure K-19 i s  the main bus voltage deviation a t  
when the Tracking receiver converter is tu,rned on by the solid 
s t a t e  switch. 
250 microseconds. The to ta l  voltage deviation i s  nominally 700 mil l ivol ts ,  the 
pseudo-periodic osci 11 a t i  on has a period of approximately 600 microseconds , and 
the transient ex is t s  everywhere on the main bus.  
T h i s  shows an out-of-specification condition for  approximately 
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200 Mi 11 ivol ts  
HORIZONTAL: Centimeter 
200 Microseconds 
VERTICAL: Centimeter 
FIGURE K-19 TRACKING RECEIVER INRUSH TRANSIENT 
200 Mi 11 ivol ts  
500 Microseconds 
HORIZONTAL: Cent i meter 
VERTICAL : Centimeter 
FIGURE 20 INDUCED FILTERED SCIENCE DATA SUBSYSTEM TRANSIENT 
200 Millivolts 
200 Microseconds 
HORIZONTAL: Centimeter 
VERT I CAL Centimeter 
FIGURE K-21 INDUCED SCIENCE DATA SYSTEM OUTPUT TRANSIENT 
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Under this same turn-on transient condition, Test Point  12, the voltage a t  the 
Science Data Subsystem Converter inboard of i t s  f i  1 t e r  was monitored and 
recorded on Figure K-20. The 700 mil l ivol t  transient on the bus i s  attenuated 
t o  approximately 400 millivolts by the i n p u t  f i l t e r  and the apparent period i s  
increased t o  about 700 microseconds. 
monitored under the same transient condi t ion.  
was observed as shown on Figure K-21, although 
reduced by the converter transformer turns r a t  
A typica o u t p u t  voltage (+15 VDC) was also 
An equal 400 mil l ivol t  disturbance 
the transient should have been 
0. 
Figure K-22 shows the e f fec t  of this same transient a t  Test Poin t  2 ,  the f i l t e r ed  
i n p u t  t o  the Momentum Wheel Inverter. 
mil l ivol ts ,  b u t  the period of osci l la t ion i s  apparently 2.5 milliseconds a t  
this p o i n t .  This should be compared w i t h  Figure K-23 showing the e f fec t  of 
this same transient a t  Test P o i n t  3; the f i l t e r ed  i n p u t  t o  the Gyro Inverter. 
Here there i s  some amplification, w i t h  a fu l l  two v o l t  peak t o  peak swing; and 
a t  least  six discernible osci l la t ions w i t h  a period shorter than the 625 micro- 
seconds o f  the gyro inverter. 
oscil lations appear a t  the gyro load. 
o f  the square wave o u t p u t .  
The amplitude is  approximately 500 
Figure K-24, retouched, i s  evidence t h a t  these 
The photo is  a multiple sweep of the t o p  
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500 Millivolts 
HORIZONTAL: Centimeter 
1 .O Mi 1 1  iseconds 
VERTICAL: Centimeter 
FIGURE K-22 INDUCED FILTERED WHEEL INVERTER TRANSIENT 
500 Millivolts 
HORIZONTAL: Centimeter 
500 Microseconds 
VERTICAL: Centimeter 
FIGURE K-23 INDUCED GYRO INVERTER TRANSIENT 
J . 0  Volt 
HORIZONTAL: Centimeter 
‘c .*’ .’ 
5.0 Mi 1 1  i seconds 
VERTICAL : Centimeter 
FIGURE K-24 INDUCED GYRO INVERTER OUTPUT TRANSIENT 
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7.0 DISCUSSION OF TEST RESULTS 
7.1 Normal Mode 
The tes t  observations and recordings indicated a completely compatible subsystem 
when excess current was shunted. 
instantaneous increase i n  load could be furnished by diverting current from the 
shunt regulator. 
d u r i n g  cruise throughout the mission, this i s  considered t o  be a normal mode. 
The inrush current requirements of typical converters as shown in Figure K-13 
and K-14 do no t  cause disturbances t o  any equipment i f  the peak current can be 
satisfied by diverting shunted current. 
No voltage transients were observed i f  the 
Since excess power is  available early i n  the mission and 
7.2 Power Limited Mode 
When the Radioisotope Thermoelectric Generator can supply steady s ta te  loads 
with no power margin, any, current transient t h a t  exceeds steady s ta te  will 
cause a voltage deviation on the main bus. A typical example of this i s  shown 
i n  Figure K-19. For this condition there was a thirty wat t  power margin a t  
steady s ta te .  The turn-on transient t o  charge a typical converter input 
f i l t e r  exceeds steady s ta te  and the power margin and results in a voltage 
transient. 
shown on the following: 
Figure K-20: Attenuated by an i n p u t  f i l t e r ,  no change in frequency. 
Figure K-21: Reflected t h r u  a transformer, and amplified. 
Figure K-23: Amplified by a near-synchronous inverter inside i t s  input f i l t e r .  
This voltage transient can be traced throughout  the system, as 
Figure K-24: Appears on the square wave o u t p u t  of an inverter as 
amp1 i tude modulation. 
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These voltage transients due t o  charging small f i l t e r s  are of a duration tha t  
should not be significant t o  Most equipment. Additionally, the voltage 
transient exis ts  if  and only i f  there is  insufficient Radioisotope Thermoelectric 
Generator current t o  meet the current requirement a t  t h i r ty  volts.  
overshoot i n  i t s e l f  does not cause disturbances i n  other equipment. 
of the voltage transient requires a continuous voltage monitor; and the 
disturbance disappears before the condition can be detected; the information 
transmitted t o  CCS; the cause diagnosed; and corrective commands generated, 
issued, and implemented. 
The current 
Detection 
7 . 3  TWT Converter 
The delayed h i g h  voltage converter s ta r t ing  transient i s  incompatible w i t h  a 
power limited source. A t  the power limited condition, the available current 
a t  lower voltage i s  adequate t o  fu l ly  start the converter. 
magnitude of the voltage deviation and the dura t ion  is  unacceptable. 
case CCS processing time i s  i n  the order of ten milliseconds. 
a t  CCS could be inhibited for a period imnediately a f t e r  a TWT "ON" command, b u t  
the blanking time i s  approaching the one hundred millisecond inhibi t  on the 
Low Voltage C u t  Off Circuit. 
However, the 
Worst 
Fault detection 
7.4 Central Clock 
No detrimental effects  could be observed due t o  application o r  removal .of the 
external signal t o  any component. 
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7.5 Converter S t a r t i n g  C i  rcui t s  
The combi nation of Radi oi  sotope Thermoel ec t r i  c Generator source impedance 
and s h u n t  regulator capacitance causes a voltage ramp a t  subsystem in i t i a t ion  
tha t  i s  too  slow t o  allow the capacitive coupled s ta r t ing  c i r cu i t  t o  function 
properly. Any hard wired converters require a modified s ta r t ing  c i r cu i t  f o r  
this appl ication. 
7.6 Command Repetition Rate 
The quad redundant switches require a delay between commands fo r  discharge of the 
load capacitance before the switch can be commanded again. 
discipline d u r i n g  any test or checkout phase, b u t  i s  acceptable fo r  the 
f l i gh t  mission. 
This requires 
8.0 RECOMMENDATIONS 
I t  i s  recommended tha t  the TUT Converter be designed t o  minimize energy 
storage, or t o  ramp the turn-on t ransient  w i t h  a period suf f ic ien t  t o  hold 
the maximum current t o  w i t h i n  the bus capabili ty a t  constant voltage. 
I t  is recommended t h a t  no loads be hard wired. If a converter i s  hard 
wired, a modification t o  the s ta r t ing  c i r cu i t  i s  required. 
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